## A Comparison of Two Graphics Computer Designs

by

## Joseph Kitchings Parks

(c) 1982

Joseph K. Parks
ALL RIGHTS RESERVED

# A COMPARISON OF TWO MULTIPROCESSOR GRAPHICS MACHINE DESIGNS 

by

Joseph K. Parks

A Thesis submitted to the faculty of The University of North Carolina at Chapel Hill in partial fulfillment of the requirements for the degree of Master of Science in the Department of Computer Science.

Chapel Hill

7 May 1982



#### Abstract

JOSEPH RITCHINGS PARKS. A Comparison of Two Graphics Computer Designs (under the direction of Dr. Henry Fuchs).

Currently, three dimensional graphics systems with hidden surface removal and smooth shading are large, expensive, pipelined computers with many special purpose processors. Fred Parke and Henry Fuchs have introduced designs using general purpose microprocessors working in parallel, rather than pipelined fashion. Parke's scheme divides the display screen into contiguous chunks, and assigns each chunk to a processor. Fuchs' scheme assigns adjacent points on the screen to different processors, so that all processors work on every polygon.

Parke compared these designs assuming an even distribution of data over the screen, and found that splitting the screen into contiguous chunks is always superior. However, realistic data (such as landscapes or airplanes) are not distributed evenly.

This thesis presents a comparison of these designs using data from NASA's Space Shuttle flight simulator. We find that for few processors (say 4), the Fuchs' scheme is preferred: for hundreds of processors, the Parke scheme is preferred; and for an intermediate number (say 16), the designs are relatively equal.


## ACKMOMLEDGEAENTS

I wish to thank James R. Smith of the Johnson Space Center and Richard Weinberg (now ith Cray gesearchy for the Space Shuttle database. I also thank Greg Abram for the use of his polygon transformation and clipping program, and Dr. Prederick Brooks for being a sounding board during the whole project. Dr. Henry Fuchs has been a constant source of encouragement and direction. Most of all. I thank myife, Sandy who has acted out of love and grace, and not justice.

## CONTEATS

ACKNONLEDGEAENTS ..... ii
Chapter page
I. INTRODUCTION ..... 1
Motivation ..... 1
Description of Project ..... 3
II. ALGORITHM DESCRIPTION AMD ANALYSIS ..... 6
The Algorithm ..... 6
Analysis of Visible Surface Algorithm ..... 15
Limitations of this analysis ..... 17
III. HACHINE DESCRIPTION ..... 19
The Parke Splitter Machine ..... 19
The Fuchs Interlace Machine ..... 23
Assumptions and himitations ..... 29
IV. SIMULATION RESULTS ANㅡ HACHIME CONRARISON ..... 30
Parke's Comparison ..... 30
The Analyzed Scenes and Their Results ..... 34
Screen Complexity: Area vs. Number of polygons ..... 46
Splitter's Sensitivity to Non-uniformly
Distributed Data ..... 51
Effects of Polygon overhead on Interlace Scheme ..... 57
Parke*s Hybrid Scheme ..... 58
V. CONCLUSIONS ..... 59
Summary of Simulation Results ..... 59
Conclusions ..... 61
Further Research ..... 61
REFERENCES ..... 63
Appendix ..... page
A. PROGRAM LISTINGS IN C ..... 65
B. PROGRAM LISTINGS IN PDP-11. ASSEMBLER ..... 77
Code frol polybody 1.C and POLYBODY2.C ..... 78
Code from EDGEBODY1.C and EDGEBODY2.C ..... 82
Code from SEGMENTBODY1.C and SEGNENTBODY2.C ..... 88
Code from PIXELBODY.C ..... 90
C. STATISTICAL CHARACTERISTYCS OF SELBCTED SCENES ..... 92
Uniprocessor ..... 93
Splitter--4 processor (slowest) ..... 97
Interlace--4 processor (slowest) ..... 100
Splitter--16 Processor islowest) ..... 103
Splitter-- 86 Processor (shuttle processor) ..... 105
Interlace--16 2rocessor (slomest) ..... 108
Interlace--16 Erocessor fastest) ..... 111
Hybrid--16 processor (slowest) ..... 114

## LIST OF FIGUBES

Figure ..... page

1. Traditional and "Parallel Micro" Designs ..... 2
2. Polygon Examples ..... 8
3. Tabular folygon Bepresentation ..... 9
4. Algorithw Values After Initialization ..... 11
5. polygon on Sparse Grid ..... 14
6. 3 Simple Division Schemes ..... 19
7. 16-Processor Parke Splitter Machine ..... 20
8. Diagram of Parke Splitter Machine with 4 Processors ..... 22
9. $1 \times 4$ Interlace Pattera ..... 23
10. $2 \times 2$ Interlace Pattern ..... 24
11. 16-Processor Interlace Pattern ..... 26
12. Interlace Machine ..... 28
13. Splitter Time Verses Number of processors ..... 31
14. Interlace Time Verses Number of Processors ..... 33
15. Runway with One Shuttle ..... 35
16. Airport at Great Distance ..... 36
17. Airport at Great Distance ..... 37
18. Airport at Medium Distance ..... 38
19. Airport at Medium Distance ..... 39
20. Airport, Close to Runway ..... 40
21. Airport, Close to Runway ..... 41
22. Shuttle, off Left Side of Tail ..... 42
23. Shuttle, Off Left Side of Tail ..... 43
24. Shuttle, Cargo Bay from Cabin ..... 44
25. Shuttle, Cargo Bay from Cabin ..... 45
26. Example of Screen Complexity ..... 47
27. Complexity Example-Timing Sumary ..... 49
28. Tining Sumaries ..... 52
29. Timing Summaries--2 ..... 54
30. Timing Summaries-3 ..... 55
31. 16 Processor Time as Function of Viewer positioa ..... 60

## Chapter I

## IHPRODUCTIOM

## 1. 1 MOTIUATION

The increasing popularity of computer graphics systems reflects the fact that the mind more easily grasps pictures than tables of numbers. However, one area of computer graphics which is not receiving auch publicity (but is of great interest) is real-time three-dimensional modeling with hidden surface elimination frather than wire frame images). If such a system is to be mreal-time, that is to say that the display can be updated in less time than a human can perceive the changes, the system must generate the ney scene in less than $1 / 15$ th of a second. This task is very expensive computationally, and cannot be done on most computers using realistic databases. Let us briefly consider its complexity. A database in such a system might be defined as a series of planar polygons (or tiles). A polygong in tura. is a list of vertices in three-space. A "solid" object would simply be a collection of polygons (or surfaces). Hovever, the polygons may be manipulated independently, yithout reference to a higher structure. The mathematical formulae for describing the perspective transforaations properly (so that the display changes to convey the correct depth cues) are well-knowng and can be handled easily (see [Newman79]).

The computationally expensive parts of this task occur after the polygons have been transformed. One must then decide how to manipulate the display to represent the set of transforaed polygons. A typical screen might be a matriz of $512 \times 512$ picture elements (pixels). Then. for each of the 256,000 pixels, the computer system must determine which polygon is visible (the "hidden surfaces" cannot be seen): and, for that polygon the system wust deteraine what color for grey scale intensity) to display. This couputation must be done for four pixels every microsecond, on the average, to generate the entire screen without flicker or uneven motion. The traditional method of dealing sith this problez has been to build a large pipelined machine with many special purpose processors [Shohat77]. However, such machines are very expensive to build [Schac81].


TWO APPROACHES FOR 3-DIMENSIONAL (IRAFHICS COMPUTERS WITH HIIIEN SURिFACE ELIMINATION. AND SMOOTH SHADING

TEAvitional fifeliney AFfrkdach (a)
ANi
"parallel migro" approach of fuchs aisi parke (b)

A slightly less ambitious task is to generate new scenes not in "real-time," but in "interactive-tiae:" that is to say. an observer would motice the change from one scene to the next, but the generation would reguire only a fraction of a second (say, $1 / 3$ of a second) instead of several seconds. However, general purpose computers fe-g. a vax 11/780) cannot generate scenes for even this requirement. Thus, a single dedicated processor is either too slow (general purpose systems), or too expensive (pipelined systems).

The advent of low cost microcomputers has made another approach possible; one could diyide the display into several smaller areas and dedicate a microprocessor to each area. Each micro would then work on its own (small) area in parallel with the other micros. Thus, one avoids the high cost of many special purpose computers, but gets better performance than a uniprocessor.

Three architectures have been proposed following the "parallel micro" strategy-one by Fuchs [Fuchs77. Fuchs79] and two by Parke [Parke79a, Parke80]. Parke [Parke80] has analyzed the expected performance of these achines (see section 4.1) using the following assumptions:

1. the processors execute an algorithm similar to that described in [Suther74].
2. A uniform distribution of polygons over the screen.

However, fost interesting data represent landscapes (e.g. airports or city skylines) or objects (e.g. ships, airplanes or molecules). For these types of data, assumption (2) is suspect. And since one of the schemes is especially sensitive to the distribution of polygons, an analysis based on realistic data may yield more accurate estidates of the processing speed of various designs. This thesis expands on Parke's results by comparing these architectares using realistic data. The project is described in further detail below.

### 1.2 DESCRIPTION OP PROJBCT

One of the oldest and commonest methods used to compare computers is the technique of benchmarking. That is to say. several programs are executed on the target machines, and the time each wachine takes to execute the set of programs is used as the machine's "score". A similar technique was used in this project.

In this project, the algorithm to be execated which is discussed below) is fized and already specified. that is
not specified is the data the machimes ast maipulate. Thus, we chose several views of two related databases fohich are discussed below, and used these as our benchmark. The vieus (or "scenes") are exactly what an observer yould see given that he was at a specified location (im $x, I$ and $z d$ looking with a given angle of view and direction. Thus. this analysis is very dependent upon the selected scenes being typical of scenes in general. However, the use of actual. generated scenes allows us to avoid making assumptions about the size of polygons, their shape, nuber of vertices, or their distribution over the screeng etc.

The concept of elapsed time was also a probler in this project. since physical implementations were not available. In place of seconds for milliseconds). te have used memory cycles since the most inportant single factor in the execution time of a simple instruction is the momber of mewory fetches required [Fuller77, p. 29]. Thus, execarion time is given in terms of the number of memory fetches required (for both instructions and datal to execute the given algorithm for a given scene. Multiply and Divide instructions were assumed to reguire 10 memory cycles each. The PDP-11 was chosen as the base processor, in spite of the fact that it would never be used to build one of these machines because of its limited addressing capability). Bowever it has influenced current 16 -bit micro processors heavily and its instruction set is very typical. and since execution tiges are expressed as memory cycles, they can be adapted for different speeds of processors and memories. Should a processor have a cache memory, however, the execution times would vary greatly from those calculated here: currentiy. few micro processors use a cache.

Given the scenes we wish to use as a bencharkg and the use of memory utilization as our timing metric. we could have simulated the generation of each scene by each of the machines we wished to compare, and actually counted the memory fetches reguired. However, this would have given little insight into rhy the machines behaved as they did. Therefore, another method was developed which produced results nearly identical to the strict simulation and also aided in understanding the factors which caused the aachine behavior. This method contains three steps. First, the algorithm used in the machimes was analyzed, and the scene characteristics which affect execution tine were identified le.g. the number of polygons, the height of each polygon. the size of each polygon, etc). Then, a formula which describes how the algorithm depends on these characteristics was developed. The algorithen and anysis are presented in chapter 2. Second. five machines were chosen to include in the comparison, the uniprocessor case, $\mathrm{m}_{\text {- }}$ and 16 -processor machines using the Fuchs scheme, and 4- and 16 -processor machines using the parke scheme. These machines land their onderlying ideas) are discussed in chapter 3 .

Third, the selected scenes were generated and then processed by a simulator which extracted the statistics relevant to the algorithm characteristics. The actual comparison consists of applying these data to the algoritha analysis formulas. This is discussed in chapter 4. Chapter 5 summarizes our conclusions and gives recomendations for future designs.

One database used in this project uas the NASA Space Shuttle. Thus, this analysis is very dependent on the Shuttle representing a "typical" object, as yell as the scenes selected representing "typical" scenes. The Shuttle database contains about 450 polygons. The second database was a simple airport. It consists of two ruaways, and two shuttles sitting on one of the runways. This database contains about 900 polygons.

## Chapter II

## ALGORTTHA DESCRIPTIOK RMD AMALYSIS

The algorithr used by all of the processors in this project is the well-known Z-buffer algoritho. In this section. we describe this algorithm and analyze one possible implementation. The analysis calculates the number of memory fetches required to execute each major portion of the algorithu, and allows us to calculate the number of memory fetches required to display a given scene on the differemt achines.

## 2. 1 TBE GLGORITR

As mentioned earlier. the system must determine hou to render the closest pclygon at each pixel. The $\mathbb{Z}$-buffer algorithm accomplishes this by keeping a buffer with the distance of the closest polygon at each pixel. This distance buffer (termed $z$-buffer because it represents depth can be thought of as being parallel to the frame buffer. polygons are processed sequentially. First, the depth of each pizel covered by the new polygon is calculated. If the new polygon is closer to the observer than the value in this pirel's z-buffer location, the new polygon depth is placed in the z-buffer, and the new polygon's image is placed in the frame buffer. This is described in detail below:

Let a polygon be a collection of vertices and each vertex a 4-tuple of $x, y, z$ and $s$, where $x$ and $y$ are the $X$ and $Y$ coordinates (respectively) of the point in the object space. Also, let $z$ represent the distance between the point and the viewer. Finally, sis the shading or intensity value for the vertex. A polygon is defined by drawing lines fromeach vertex to the next, with the last vertex connected to the first. an example follows:

| Vertices | poly, A | poiq, B | poly C |
| :---: | :--- | :--- | :--- |
| 1 | $4,5,7,10$ | $8,15,8,9$ | $21,10,6,11$ |
| 2 | $10,5,7,10$ | $8,6,8,9$ | $17,15,6,11$ |
| 3 | $7,14,7,10$ | $14,6,8,9$ | $13,10,6,11$ |
| 4 |  | $14,15,8,9$ | $17,6,6,11$ |

(broken lines denote hidden edges)


POLYGON EXAMPLES
FIGURE 2
we will make the common assumption that all polygons are convex. 1 ve will further reduce the amount of work the tiling algorithm must do by eliminating redundant vertices in polygon definitions. That is, no vertex is repeated in a polygon description: for example, the polygon ( 20,30 ). (15, 15), (15, 15). $(30,30))$ has a redundant vertex at $(15,15)$. We will, however, alloy polygons of 1 or 2 vertices (i.e. a point or single line).

Another common assumption in three-dimensional graphic systems is that polygons are "one sided, " and described consistently. This can be understood by considering a description of a flat, planar object, say a table. The table will have different polygons describing the top and bottong because otherwise it would have no depth. And, if one is below the table, we know that only the bottom can be seen; the top cannot be seen because it is Hfacing" the wrong way. If one describes the "front" faces consistently dand ue describe them in a counter-clockwise manner). then the backfacing polygons can be easily identified and removed just before scene generation (see [Newman79]). Thus, backfacing polygons represent another form of useless data which can be easily identified and removed, and so we assume that they will not be given to the algorithe. Both $C$ and PDP-fl assembler listing for this tiling algorithm are in appendices $A$ and $B$.

The algorithm operates on one polygon at a time, and a polygon is represented in the algorithm in a tabular form. consider:

|  | \% y z s |
| :---: | :---: |
|  | $1---1--1-\infty-1-\infty$ |
| vertex 0-----> | 1 1 1 - 1 |
|  |  |
| vertex $1-\cdots-\infty$ | 1 1 - 1 |
|  | $1---1---1---1-\infty-1$ |
|  | - |
|  | - - |
| vertex $n-1-m$ - | 1111 |
|  | $1-\infty \mid-1-1-1-\infty$ |

Figure 3: Tabular Polygon Representation

[^0]The algorithy follows:

1. Scan all vertices, finding the one with the highest $y$ value ti.e. the topmost vertex) for the left and right sides. This becomes the current left for right) vertex.
Set
CUR_V_RT_PTR pointer to current vertex. right side
CUR_V_LT_PTR pointer to current vertex. left side
MIN_Y minimur (i.e. lowest) y value
2. Initialize

| NXT_Y_LT | next y value, left side |
| :---: | :---: |
| NXT_I_RT | next $y$ value, right side |
| NXT_V_BT_PTR | pointer to next verter on |
|  | right side |
| NXT_y_LT_PTR | pointer to next vertex on left side |
| CORRENT_Y | curreat y value (i.e. current |
|  | scan line) |
| Z_ROE_PTB | pointer to current row in 2 buffer |
| IMAGE_ROW_PTR | pointer to current row in image |
|  | buffer |
|  | (see figure 4) |



VALUES AFTER INITIALIZATION
Figure 4
3. for each Scanline use (CORREAT_I) to go from (EIGHEST_Y_VALUE) down to (KIN_Y) do
4. if (CURRENT_Y $<=$ NXT_Y_LT) calculate new values for CUR_X_LT current $x$ value, left side
 NXT ELT next y value, left side DX_IT delta value (i.e. increment) for $x$ left side
DZ_lr delta value for $z_{\text {g }}$ left side DS_LT $\quad$. $\quad$ s. NXT_V_LT_PTR next vertex pointer, left side fi
5. if (CURRENT_Y<=NXT_Y_RT) calculate

CUB_X_RT
COR_Z_RT
CUR_S_RT
NXT_Y_BT
DX_BT
$D Z_{-} \mathrm{BT}$
DS_RT
NXT_V_RT_PTR
fi
6. find the $y$ value of the next highest veriex-i.e. the next $y$ value where vertex processing must be done.

7. for each scanline use (CORRENI_Y) to go frofit (CORRENT_Y) down to (NXT_BIGH_Y) do
Calculate
IMAGE_PTE = IMAGE_ROX_PTR[CUR_X_LT] Curreat pizel in inage busfer
Z_LT_PTR $=$ Z_RON_PTR[COR_X_LT] current pixel
Z_RT_PTR = Z_ROW_PTR[CUR_X_RT] last pixel in 2 buffer
PIX_DZ
PIX_DS
pIX_Z
PIX_S
valueof (IHAGE_PTR) $=P I X_{1} S$
fi
increment
PIX_X by PIX_DZ
PIX_Z by RIX_DZPIX_S by PIX_DSend of stmt 8 'for' loop
9. increment
CUR_X_LTCUR $X$ RTby DX_BT
CUR_S_Lt by DS_LT
CUR_S_RT ..... DS_RT
CUR_Z_LT ..... DZ_LT
CUB_2_RT by DZ_RT
move $z_{\text {_R }}$ ROPTR to next row of 2 buffermove IMAGE_BON_PTR to next row of frame buffer
end of still 7 'for" loop
end of stint 3 for loopend of algorithmIn this project, the $X$ and $Y$ step sizes (the increwent togo from one $Y$ value to the next, or one $X$ value to the next)are not unity, but are compile-time constants. Thus, thisprogram transforms a very fine image space into a coarsescreen space by point (not area) sampling. while we willnot list the (conceptually) minor changes in the algorithmrequired to make this change here, we will list some of theless obvious problems it raises. Consider figure 5:

(27)-pixels assigned to this processor Wi- polygon vertex

POLYGON FALING ON 4-PROCESSUR INTERLACE SCHEME TRIJ,
Figuke 5

1. the top line (the highest $y$ value to be processedj is not simply the $y$ value of the highest vertex $(y=13)$, but the $y$ value of the highest assigned line under the highest vertex ( $y=12$ ).
2. the processing at vertex 2 (point (3.11)) must correct the values of the $x, z$ and $s$ land their delta values) from those given at the vertex. Further. since fovement in (as well as y) is required, the calculations depend on the edge value from the right--which may not be kaown when vertex 2 is being processed.
3. on a given side, more than one vertex may require processing in moving from one $y$ value to the next. For example, in moving from scaniine (or value) 10 to 8 , the right side must process vertices 5 and 4.
4. the single pixel appearing on line 6 (at (7,6)) is not assigned to this processor, and, therefore, this processor has no processing to do on line 6.

## 2. 2 ABALISIS OP YISIBLE SURYACE HLGORITHM

This analysis is based on that of [Parke80]. In this paper, "timing" refers to the number of memory cycles used for both instructions and data on a PDP-11. Memory cycles were used because the most important factor in simple instruction execution time on current computers is the number of memory cycles required. Multiply and divide instructions were as sumed to take 10 memory cycles. This implementation of the algorithm uses 16 bits of precision.

1. Scan all vertices, finding the one with the highest value (i.e. the topmost vertex) for the left and right sides.
$\begin{aligned} \text { Timing analysis: } & 42 \text { memory accesses per polygon. } \\ & 24.6 \text { memory accesses per vertex. }\end{aligned}$
2. Initializations

Tifing analysis: 97 memory accesses per polygon.
3. for each Scanline use (CURRENT_Y) to go from (HIGREST_Y_VALUE) down to (MIN_Y) do

[^1]```
    4. if (CURAEST_Y <= NXT_Y_LT) calculate new values for
        -
        \bullet
    Ei
5. if (CURREMT_Y<= NXT_X_RT)
        calculate
            -
        *
        -
    fi
    Timing analysis, left hand side and right band side
        average: 257.2 menory accesses per vertex.
6. find the \(y\) value of the next highest vertex--i.e. the next \(Y\) value where vertex processing must be done.
Timing analysis: 12.5 memary accesses per vertex.
7. for each scanline use (CURRENT_() to go from (CURRENT_Y) down to (NXT_HIGH_Y) do
Timing analysis: 85 memory accesses per scan line.
8. for each pixel use (PIX_Z_VAL) to go from (Z_LT_PTR) over to (Z_BT_PTR)
if PIX_Z < valueof(PIX_Z_VAL) valueof (PIX_Z_VAL) = PIE_Z valueof (IMAGE_PTA) \(=\) PIX_S
fi
increment
PIX_X
PIX_Z
PIX_S
end of stme 8 "for" loop
Timing analysis: 15 memory accesses per scan line. 21 memory accesses per pizel.
9. increment CUR_E_1T CUB_X_BT CUR_S_Lt CUB_S_RT CUR_Z_LT
```

COR Z RT move Z ROM_PTR to next row of $z$ buffer move IAAGE_ROn_PTE to next row of frame buffer
Timing analysis: 58 memory accesses per scan line.
end of stet 7 for loop
end of stmt 3 "for" loop end of algorithi

## gzecution time sumpary:



## 

If one considers a diamond shaped guadrilateral.

vertices $A$ and $C$ will be processed as Born left and right side vertices. Thus, the total number of vertices processed will be six, instead of four. However, when processing vertex $C_{\text {. }}$ neither side will use the calculated delta values. Therefore, the delta processing may be sipiped for vertex $C$. and vertex processing now requires delta calculations for four vertices and a very small amount of processing for two vertices. Our analysis has simplified this situation to the processing of four yertices fwith delta calculations), and no testing to avoid the unnecessary delta value calcelations. In the results that follow, the error introduced by this simplification was less than five per cent in all scenes for the uniprocessor machine.

## Chapter III

## MACZIAE DESCEIPTIOX

Obviously, one could program any general purpose computer to execute the algorithm given in Chapter 2. what is not obvious is how to distribute the vork load anong several processors. Both the Parke and Puchs schemes divide the display (or screen) into disjoint areas, and then dedicate a processor to each area. The schemes differ in how the screen is divided. The Parke scheme is the simpler of the two, and uill be discussed first. Huch of this chapter is a condensation of material contained in [Fuchs77, Fuchs79 and Parke80] (for the Fuchs machine) and [Parke79a, Parke80] (for the Parke machine).

## 3. 1 THE PABEE SPLITTER SACAY畕E

Given a certain number of nicroprocessors (say. 4) to execute a tiling algorithm how might one connnect them to take advantage of parallel computation?

A simple wethod would be to divide the screen firage space) into contiguous blocks. Thus, we aight have the folloving division schemes.


Figure 6: 3 Simple Division Schemes

Everfthing which falls in quadrant $n 0$ is processed by the first eicroprocessor: everything which falls in guadrant ut is processed by microprocessor 2 , etc. The divisions of the image space may be vertical (b) horizoneal (c) or a combination of vertical and horizontal (a). Henceforth. we will assume schese fal for the -micro Parke machine. one possible scheme (and the only one we will be considering) for a 16-processor Parke machine is in figure 7.


Figure 7: 16-Processor Parke Splitter Xachine

The major problem in this scheme is insurimg that polygon does mot cross a processor boundary. Tinis is accomplished by a tree structure of hardware splitters which take a polygon description and output two polygons. one woily to the left of the dividing line for aboveg if the split is morizontal). and the other poligon wholly on the right for below -

The Parke machine, then, consists of a central computer (which will perform all transformations on the polygons), a series of hardvare splitters (in a tree structure), and a set of microprocessors (at the leaves of the splitter tree). The micros are then connected to portion of a frame bnffer which corresponds to that micro's portion of the screen. an illustration of a 4 -processor machine is shown in figure 8 .


DIAERAM OF PARKE SPLITER MACHINE WITH FOUR PRORESSORS
Figure 8

### 3.2 THE PUCBS FYTERLACE EACHIER

Instead of splitting the iange space into contiguous blocks, we might divide on a pixel by pixel basis. Thus. given 4 processors, we sight have a screen divided as in figure 9.


Pigure 9: 1x4 Interlace Pattern

Here, pixel ( $x, y$ ) is assigned to processor i, pixel ( $x+1, y$ ) to processor 2, $(x+2, y)$ to nusber 3 and $(x+3, y)$ to nubber 4 . Another schene is given in figure 10.


Pigure 10: $2 \times 2$ Interlace Patiern

The pixel to processor assignments here are as follows: ( $x, y$ ) to no, $(x+1, y)$ to $u 1$. $(x, y+1)$ to $n 2$ and $(x+1, y+1)$ to u3.
The above division is the one we will use for the 4-processor interlace ${ }^{2}$ machine. The following figure shous the schege we will use for the 16 -processor machine.

[^2]

SIXTEEN-PROCESSOR INTERLACE PATTERN
Figure $\|$

An interlace machine, then, consists of a central computer (which plays the same role as in the splitter machine). a polygon bus, the collection of micros and a frame buffer bus. The micros are connected to both the polygon bus and the frame buffer bus. Each micro is connected to the frame buffer bus so that it has control of only the pizels assigned to it. This is shown in figure 12.


FOUR-PROCESSOR INTERLACE MACHINE

## 

The act of displaying a polygon is by far the wost expensive computation performed by either a splitter or an interlace syster. Thus, other parts of a splitter or interlace machine need not be considered in this analysis. For example, in processing a scene the splitter architecture man split each polygon several times. The time reguired to split a polygon is much less than the time required to display it, and so splitting tine is not included in the performance analysis of the splitter architecture. Hovever. increased hardyare encoding of the visible surface algoritha could change the overall system balance, and invalidate this assumption.

Similarly, the geometric and perspective transformations performed by the central computer in each scheme are siaple compared to the tiling process, and vill not be a system bottleneck. Transmission tiae fron the central computer down the bus (or through the splitter tree) is also ignored. In other words, each micro always has more polygon data available. However, in the splitter scheme, this assumption might not hold. In figure 20, for example, if the leftrost shuttle is described in a contiguous block of polygons, the tree could become saturated waiting for the (fev) affected micres to process this part of the data. and, the micros which are to process the rightmost shuttle description would be standing idle, even though they have work to do. This phenomen could increase the time required to display some scenes.

The frame luffer, also, is not included in this analysis. since the transfer time to it from a micro is far overshadowed by the processing time.

Chapter IV

## SIMULATION RESULTS AND MACHIEE CONPARISON


#### Abstract

At this point we are able to compare the two designs. To minimize bias, we will be generating a variety of scenes using data supplied from the Evans and Sutherland real-time systern at the Johnson Space center. Our method will be to take each scene and simulate each processor in each machine by counting the number of pixels, line segments, edges and polygons processed. From this, we can use the timing formula derived from the algorithm analysis to calculate the total time required. The results of this process are presented in this chapter for $1-, 4-$ and 16 -processor interlace and splitter machines. Below, we give the scenes ${ }^{3}$ which were analyzed and their results. He then analyze the results. pirst, however, ve will review Parke's results.


## 4. 1 PAREES COMPARISON

In his comparison [Parke80]. Parke assumes that the polygons to be displayed are evenly distributed over the screen. Thus, for an nyn splitter machine, 1/n**2 of the total scene yould fall in each section of the screen, and each processor would do about $1 / n^{* *} 2$ of the total work of a uniprocessor working on the same scene. That is, each processor would be responsible for (approximately) 1/n**2 of the polygons, and thus have $1 / n * * 2$ of the total vertices. $1 / n * * 2$ of the total number of segments, etc. Parke, therefore, claims that for a fixed scene, processing time and number of processors are related by graphs with the general shape of figure 13. (Basically, doubling the number of processors halves the execution time of a given scene.)

[^3]

```
    SPIITTER MAC.HINE TIME
execution time for a given scene as a function of number of processors
```

For the interlace machime, however, the tining curve does not approach zero, but instead approaches some constant which is the time required for a processor to process the polygon time (Gt) and vertez time (Vt) for each polygon in the scene. Thes ezecution time graphs for ibterlace machimes are gemerally shaped like figure 84.


INTEKLLACE MAKHINE TIME
execution time for a given scene as a function of number of piocesers.

Of course, one can construct pathological scenes for which adding processors does not significantly reduce processing time for either scheme (or both schemes). And one could also note that the splitter architecture's ezecution time does not actually approach zero, lut instead approaches a constant which defends on the scene's highest depth complexity (namely.
$(\mathrm{Gt}+\mathrm{Vt}+\mathrm{St}+\mathrm{Pt})$ * max(DC).
However, the real question raised by Parke's work is the relevance of these graphs to machines working on real data. We now investigate this question.

## 4. 2 THE ANALYZED SCERES ABD THETR RESULTS

We will now present the analyzed scenes, and their timing results in millions of memory cycles. We also include statistics on a third architecture. the whbrid, which we will discuss later.


Figure 15: Runway vith one Shuttle



Figure 17 (Screen contains 489 polygons.)

$\begin{array}{lccc}\text { MILLSONS OF MEMORY CYCLES REQUIRED TO DISPLAY SCENE } \\ \text { Uniprocesson } & \text { 4-processor } & 16 \text {-processor } \\ \text { USSOR } & 3.91 & & 1.42 \\ \text { ce } & & 1.85 & .791 \\ & & & .629\end{array}$

FIGURE 18 (Screen contains 499 polygons:)






FIGURE 22 (screen contains 196 polygons.)



MILLIONS OF MEMORY CYCLES REQUIRED TO DISPLAY SCENE
uniprocessor 4-processor 6.80
uniprocessor
intertace
splitter
hybrid

| 2.01 | .703 |
| :--- | :--- |
| 1.97 | .658 |
|  | .634 |

FIGURE 24 (Screen contains 86 polygons:)


## 

Suppose we were given one large and one small polygon to display and two processors to display the would it be better to give each processor a polygon, or to have eack processor display half of each polygon? In one case, we give one processor significantly more work to do fin terms of number of pixels to calculate). In the other, we double the polygon setup time, because both processors must set up both polygons. This section investigates the relationship between area and polygon overhead, and shows that polygon setup is relatively inexpensive when compared to displaying large polygons.

We should first consider what we mean by "screen complexity" and "distribution of polygons over the screen." One meaning of these terms refers to the placement of each polygons center of mass on the screen. Another meaning is the distribution of depth complexity over the screen. These concepts are related, but not identical. Consider figure 26.

[^4]
(a) is a collection of non-overlapping polygons
(b) is 3 concentric polygons
(a) and (b) cover the same number of visible pixels, but polygon complexity is skewed toward (a), and depth complexity is skewed toward (b)

```
EXAMPLE OF SCREEN COMPLEXITY
    FIGURE 26
```

The polygon placement is skeved to the left, but the depth complexity is skewed to the right. Detection and reasurement of skewness was outside the scope of this project, although ve will use the intuitive concepts.

The most obvious difference between the two schemes is that the interlace machine is relatively insensitive to nonuniform areas and polygon distributions, and the splitter architecture allows some processors to completely ignore some polygons fespecially if the polygons are distributed uniformly).

To state this problem differently, we note that the algorithw depends on the following parameters:

```
number of polygons
number of vertices per polygon
height per polygon (in resolution units)
area per polygon
```

The interlace architecture attacks these problems from the bottom of the list, cutting the area and height of polygons in yery regular and predictable ways. The splitter attacks this list from the top, reducing the number of polygons each micro must process.

The relative importance of the number of polygons and tocal polygon area can be illustrated by figure 15.

As figure 27 shows, the 16 -processor splitter achine does not spead most of its time working on section (3.2), as one might expect. Sections (1,0) and (2,0) require more time. This parodox can be understood by examining the relationship between area and polygon setup rime.

[^5]

FIGURE 27

Suppose we have a polygon which is $128 \times 128$ square on a 16-processor splitter machine (i.e. this polygon fills a micro's entire portion of the screen). How many polygons of one vertex (i.e. single points) can be processed in the tine required to process one large polygon? We have

```
Gt+48t+128St + (128**2)Pt
    =n(Gt+Et+St + Pt).
```

This system reduces to

$$
\begin{aligned}
\mathrm{n} & =(\mathrm{Gt}+4 \mathrm{Et}+128 \mathrm{St}+(128 * * 2) \mathrm{Pt}) \\
& =573 . \mathrm{Gt}+\mathrm{Et}+\mathrm{St}+\mathrm{Pt})
\end{aligned}
$$

Thus, over 1000 point polygons can be processed in the tige required to process the two polygons (runway and landscape) in sections $(1,0)$ and $(2,0)$.

If the small polygons are triangles whose area is 0.01 that of the total region (i.e. $12.8 \times 12.8$ pixels average). the equation becomes

```
n=(Gt+4Et + 128St+(128**2)Pt)
    /(Gt + 3Et + 12.8St + (12.8**2) Pt)
    =55.
```

The point of this discussion is that of the two kinds of complexity fumber of polygons and total area). many many small polygons are required to equal the complexity fin terim of processing time) of a very few large ones. Thus. reducing the area fer processor is more important than simply reducing the number of polygons per processor; and if very few micros are to be used (saye around 4), distributing the total area to be processed is probably more important than attempting to reduce the number of polygons each processor must handle. The interlace scheme very effectively distributes total area among all processors, while the splitter scheme may or may not. depending on the particular scene to be processed. In fact, in the scenes analyzed below. the 4 -processor interlace scheme was superior to the four processor splitter in all but two cases.

##  Daga

Since screen complexity is so important, one would expect the interlace architecture to have an advantage over the splitter architecture for four processor machines. However, when the number of processors is increased to 16, both machines have reduced the number of pixels each nicro must cover from 64k to 16k. The question becomes: Has the splitter sufficiently reduced the size of each micro's screen? And, has the interlace scheme begun to encounter its problems with polygon overhead because each processor must examine each polygon? The answer to both these questions is unclear for the 16 -processor machines, and the conparison of them is inconclusive. To examine the sensitivity of the $16-\mathrm{processor}$ splitter to very slight scene changes. several scenes were selected, and then modified slightly to yield especially favorable and unfavorable divisions of the screen. To sumarize the results, a slight change in scene caused as much as 68\% increase in the time required to process two very similar scenes. These results are in figures 28. 29 and 30.



##  <br> 






The performance results for the 16 processor interlace and splitter machines working on figures 16 through 25 are given in figures 28. 29 and 30. Figure 28 shous the amount of time required by each processor. The times given in seconds and frames per second are assuming 300 nsec memory and that memory cycle time exactiy equals processing time.

As the "execution time" graphs (figure 28) show the splitter architecture aay be very effective in dividing a giver scene, but a small change in that scene may degrade its performance dramatically. The interlace pattern. on the other hand, is always between these two extremes. To put this increase into absolute numbers for scenes 18 and 19 (the scenes with the largest percentage variation), the "good" split would have required .189 seconds to display on a 16 -processor splitter. The slower "poor ${ }^{\text {"p }}$ split would require -318 seconds (with both estimates assuming 300 nsec. memory cycle time, and that the execution time exactly equals the mewory cycle time). The "good" split would yield around 5 frames per second: the poor one only 3. By contrast, the interlace machine would produce around firaes per second for both scenes; the differences between the processing times are insignificant.

One should remember that the purpose of these small scene changes was to investigate hou the $16-p r o c e s s o r ~ s p l i t t e r ~$ compared with the 16 -processor interlace scheme. Thus, the figures for the 4 -processor splitter architecture should not be overemphasized. Still, the interested reader may mant to compare these graphs to those in [Parke80].

Figure 29 shows in more detail how the 16 -processor machines reacted to slight scene changes relative to the uniprocessor model. In going from figure 18 to 19 s the splitter's time increased from $16 \%$ to $28 \%$ of the uniprocessor's time. The interlace scheme's greatest variation was $1 \%$. Figure 29 also shows the percentage change in uniprocessor time: the largest variation was $4.5 \%$.

Figure 30 attempts to show how changes in the processing time of similar scenes would be perceived by a user at a display. For example, assume that someone is using a 16-processor interlace system to display figure 18. This scene would take around 237 seconds to generate. If the user moves quickly to figure 19, the processing time decreases to . 228 seconds. This represents a relative performance improvement of around $4 \%$. A splitter systen's performance would change from . 189 seconds per frame to . 318 seconds per frame, a relative performance degradation of $68 \%$.

In figure 30, the splitter scheme's relative performance changes dramatically, while the interlace scheme's perfor-
mance changes very little for small scene changes. The percentage change in uniprocessor times have also been given in figure 30, in the absence of a good measure of scene complexity. of course, the uniprocessor's performance changes little.

## 4. 5 BPEECTS OF POLIGON OUR

As Parke notes ([Parke80]), the main problem with the interlace scheme is that each processor must process each polygon. The effects of this can be seen in the landscape scene statistics of the 16 -processor interlace machine. In all but one scene the slonest processor spent over $50 \%$ of its tige in polygon setup and edge (vertex) processing. As the mumber of polygons in the scene increases, or as the number of processors increase, this effect will be more and more pronounced. In fact, one can roughly estimate the time reguired for a given processor interlace machine. Consider a n**2 processor machine, with an nxn interlace pattera. The average polygon area per processor will be $1 / \mathrm{n}_{\mathrm{i}} \boldsymbol{*}$ 2 that of the uniprocessor system. And the average height per polygon will be reduced by 1/n. If we extrapolate to a 256 processor machine (in a $16 x 16$ interlace pattern) operating on these same scenes, 75\% of each processor's time will be spent in polygon overhead and vertex processing. Adding more processors can only improve performance by 25\%, at most. Thus, the interlace scheme guickly encounters the problems of diminishing returns for many processors.

## 4. 6 RARKE9S HYBEHD SCBEOE

To summarize each machine's weaknesses, the splitter suffers from non-uniform data distributions which overload individual processors. The interlace machine pays very high overhead costs because each micro must process each polygon.

One scheme which attempts to solve these problems is Parke's hybrid scheme [Parke80]. A 16-processor hybrid computer splits the screen into several large chunks (say 4) and then has a number of processors (say 4) assigned to each chunk in an interlace fashion. As appealing as this might seem at first, this scheme is not markedly superior to either the straight interlace or splitter schemes. The reason is that it splits the screen into large chunks fand the chunks can have significantiy different amounts of work to do). and then pays for each processor in the chunk to process each polygon. In other words, this schear contains the elements of the worst of both worlds, as well as the best.

## Chapter

## COMCEUSIONS

## 5. 1 SUABARY OP SIMULATIOA BESELTS

The scenes of the shuttle proper demonstrate clearly the strengths and weaknesses of the two schemes. In cases uhere screen complexity is spread relatively evenly over the screen (e.g. the cargo bay). the splitter is clearly the better scheme. In cases where complexity is hopelessly skeved (e.g. the shuttle profile) the interlace scheme is preferred.

The airport landscape scenes demonstrate a midde ground. where neither machine is clearly superior. If one imagines figures 16 through 21 to be snapshots taken from a plane approaching a runway, then figure 31 attempts to plot execution time as a function of the plane's position on this approach path. Execution times for similar scenes are connected to show how performance changes with small changes in scene. The reader is cautioned that often the change in processing time is more attributed to a change in target than a change in the position of the viewer alone.


In these scenes, the splitter reacted to small changes in the scene by large changes in processing time. The interlace schese was not greatly affected by these saall changes.

## 5. 2 COHCLOSLOHS

As noted earlier, the single most important problem is the total number of pixels a processor must handle. Thus, one does not want to split the screen into large, contiguous chunks, because the complexity of the scene both in the number of polygons and amount of area) can vary greatly with a very small variation in scene. Since the interlace scheme effectively divides the screen area, for few processors (say 4) the interlace pattern is preferred. As the nuaber of processors increases to 256, the interlace pattern clearly spends too much of its time in polygon setup and edge processing: thus the splitter is preferred if an individual processor is responsible for a relatively small area of the screen. If one is to build a machine with an intermediate number of processors (say, 16), the choice (at least from these results) is less clear: the two schemes are fairly close. The splitter scheme still suffers from the large area per processor problem, and thus, its times for similar scenes vary widely. On the other hand, the tiaes for the interlace scheme vary little; hovever, this scheme is starting to show the effects of the polygon overhead problem.

### 5.3 FUBTHRR BRSBARCH

Although the statistical characteristics of typical scenes can strongly influence the performance of certain graphics machines, very little work has been done in this area. With the exception of [Suthe72], almost nothing is known about graphics data. Hence, one designer created a scheme which depends heavily on a unifora distribution of polygons over the screen, and another explicitly assumed the opposite. To combat this scarcity of information, we have included typical raw scene statistics in an appendix. prior knowledge about the nature of graphics data can only help in the design of future machine. While these statistics are hardly a definitive work, they may provide a base for more work later.

One problem we were not able to solve was finding a metric which vould relate the statistics for a uniprocessor system to a splitter system. In section 4.5, ve developed an analytical method for estimating the time required for an interlace processor to display a given scene, given the sta-
tistics fumber of polygons, average height, average width, average areal of the scene as a whole. We could not find a simple technigue for estimating the time required for the splitter architecture, because the splitter depends on the placement of the polygons over the screen. The two dimensional clustering of both depth complexity and number of polygoms implies that the scene must be split, and each section analyzed separately.

Clark and Hanna in [Clark80] have introduced a scheme similar to the interlace architecture. Their syster is designed for VLSI disclays, but could be easily expanded to ezecute a z-buffer algorithm. Given a model expressing their system"s processing time in terms of data characteristics. their system's performance could be modeled easily using the technigues of this project. of course, since they are using a radically different implementation fcuston VLSI chips instead of programmed general purpose microprocessors). the bottlenecks of their system may be completely different from those in splitter and interlace systens. Even so, a study of the characteristics of typical images to be generated would be very useful for the design of fature custom display scheqes.

Henry Fuchs [Puchs80] has suggested that his interlace architecture could be improved by freeing each micro from doing polygon setap and many of the edge calculations. The thrust of this idea is that the polygons could be broadcast to the micros with for example) the top vertex already located, and all the edge increments already calculated. This could be accomplished by giving each processor different polygons. Each micro then does the comon setup on its polygons, and broadcasts them to other micros in semi-digested form at the appropriate time. This modification would alleviate the schere's polygon setup time problem. but would require more transmission time and memory. This topic merits further study.

As mentioned in section 2.3, some vertices must be processed by both the left and right hand side code. However, this effect can be compensated for by testing to determine whether or not the delta calculations must, in fact, be doae. ghile the net result of these two facts is negligible for the uniprocessor machine. the multiprocessor rachines can be affected greatly.

Specificallys if one tests to see whether or not delta calculations are reguired for an interlace machine the time required to process the scene of figure 18 drops by around 20\%. This topic, also, merits futher research.

## REFBREACES

[Clark80] J. H. Clark, M. R. Hannah, "Distributing processing in a High-Performance Smart Image Memory." Lambda. Volume 1, Number 3. Fourth Quarter. 1980.
[Fuchs77] H. Fuchs, MDistributing a Visible Surface Algorith Over Multiple Processors," Proceedings of the 1977 ACK Annual Conference, Seattle, Washington, October 1977.
[Fuchs79] H. Fuchs, B. Johnson, "An Expandable Multiprocessor Architecture for video Graphics," proceedings of the 6th Syposium on Computer Architecture. April 1979.
[Fuchs80] H. Fuchs, personal communication.
[Puller77] S. H. Fuller. W. E. Burr, "Measurement and Evaluation of Alternative Computer Architectures, Computer. october, 1977.
[Newman79] H. B. Newman, R. F. Sproull. principles of Interactive Computer Graphics. McGraw-Hill, 2nd Edition. 1979.
[Parke79a] F. I. Parke "A Parallel Architecture for Shaded Graphics," Technical Report, Computer Engineering Dept. s Case Western Reserve University, Jan 1979.
[Parke79b] F. I. Parke, Performance Analysis of Z-Buffer Convex Tiler Based Shaded Image Generation, Technical Report CES 79-15. Computer Engineering Department, Case hestern Reserve University, october 1979.
[Parke80] F. I. Parke, "Simulation and Expected performance Analysis of Multiple processor Z-Buffer Systems shGGRARH 1980. pp 48-53.
[Schac81]B. J. Schachter ecomputer Image Generation for Flight Simulation," IEEE Computer Graphics and Applications. October. 1981.
[Shohat77] M. Shohat, J. Florence, "Application of Digital Image Generation to the Shuttle lission Simulation proceedings of the 1977 Sumer Computer Simulation Conference. 1977.
[Suther74] I. E. Sutherland. Re Fo Sproull, Ro A. Schumacker. HA Characterization of Ten Hidden Surface Algorithas. ${ }^{\text {Computing Surveys. March } 1974 .}$

## appendiz

## PROGRAK LISTIHGS IH C

This appendix contains a Coutine uhich implements the z-buffer algorithm described in Chapter 2a The routine contains 8 modules which are simply concatenated together. The modules (in order) are:

```
variables.c
polybodyl.c
edgebody1.c
segmentbody1.c
pixelbody.c
segmentbody2.c
edgebody2.c
polybody2.c
```

The module "variables.c" contains variable declarations. Generally, most of the processing done by polybody1 concerns polygon setup. and most done by edgebodyi concerns edge (i.e. vertex) processing, etc.
variables.c

```
/* nurber of cimensions per vertex (x, y, z, shacing) */
/* subscript of 'x' values in poly */
*eefine x 0
/* subscript of 'y' values in poly */
#cefine y I
/* subscript of 'z' values in poly */
#cefine z 2
/* subscript of 'sh' values in poly */
#efine sh 3
/* starting points, step size, ano image resolution */
#cefine dstart 0
#cefine ystart 0
#cefine xstep 4
#cefine ysteF 4
*efine xsize 128
#cefine ysize 128
** variables concernec mainly with pixel calculation */
int *pi_im_ptr, /* ptr to image buffer for current pixel */
    *pi_z_b_ptr, /* ptr to z buffer for current pixel */
    *pi_z_s_ptr, /* ptr to z buffer for last pixel to paint */
    ci_z, /* cisstance for current polygon point */
    Ei_cz, /* increment for pi_z */
    Ei_sh, /* shacing for current polygon point */
    pi_osh; /* increment for shacing value (pi_sh) */
/* variables concernec with seg̣ment calculation */
int sec_y, /* current y value (row cesignator) */
    seg_z_l, /* z value for left scanline encipoint */
    seg_z_r, /* z value for right scanline encioint */
    sec_sh_l, /* shading value--left encpoint of scanline */
    seg_sh_r, /* shacing value-right enopoint of scanline */
    seg_x_l, /* leftmost x value for current scanline */
    seg_x_r, /* rightmost x value for current scanline */
    seg_i,seg_j; /* temporaries */
    (*seg_zr_ptr)[xsize/xstep], /* ptr to current row of z buffer */
    (*seg_ir_ptr)[xsize/xstep]; /* ptr to current row of imace buifer */
/* variables for eagge calculation */
int ea_cx_l. /* aelta value for x intercept, left sioe */
    ea_cx_r, /* celta value for x intercept, right sice */
    ea_oz_l, /* oelta value for z, left sioe */
    ed_cz_r, /* oelta value for zoright side */
    ec_ashml. /* aelta value for shading. left sioe */
    eci_ash_r, /* celta value for shacing, right sice */
    ea_x_l_skif, /* distance to next assigneci pixel (left sicie) */
    ea_x_r_skif, /* same as above, right sice */
    ec_y_l_skiF, /* distance to next assigned line (left siáe) */
    eam_r_skif, /* äistance to next assigned line (right)*/
```

```
\begin{tabular}{|c|c|}
\hline C-y_1, & /* current left vertex's y value */ \\
\hline ed_c-y r & /* current right vertex's y value */ \\
\hline ecanly_ & /* next left vertex's y value */ \\
\hline ecinn-y ri, & /* next right vertex's y vaiue */ \\
\hline  & /* current left vertex pointer */, \\
\hline *ecinc_v-r_ptr. & /* current right vertex pointer */ \\
\hline *eć_n_v_l_ptr, & /* next left vertex pointer */ \\
\hline *eonn_v_r_ptr, & /* next right vertex pointer */ \\
\hline *ec_mx_v_ptr, & /* pointer to last vertex in poly array \\
\hline eá_i; & /* scratch variable \\
\hline
\end{tabular}
/* variables for polygon setup */
    po_x_l, 1/* x value of top leftmost vertex *//,
    po_min_y, /* y value of bottom of polygon */
    *po_poly_ptr, /* temporary pointer into polygon */
    po_n_vert, /* number of vertices in this polygon */
    poly[10][vertex_size], /* area to store a polygon */
    po_y, /* y value loop temp */
    po_i,po_j,po_k; /* temporaries */
int i; /* temporaries */
int image[ysize/ystep][xsize/xsteF], /* image buffer */
    z_buf[ysize/ystep][xsize/xstep]; /* z buffer */
```

```
polybocyl.c
/* Ihis section reacis in number of vertices (po_n_vert) anc
    * the polygon vertices. The polygon is storeo in "poly."
    * This coce also finos the topmost right anc lett sice
    * vertices.
    */
/* Macro to go arouno a polygon counterclockwise (i.e. scan
    * to the left).
    */
*cefine vertl(ptr) ((ptr>=ea_mx_v_ptr)? &poly[0][0]: ptr+vertex_size)
/* Macro to go arouno a polygon clockwise (i.e. scan to the right).
    */
* *efine vertr(ptr) ((ptr<=poly) ? eámx_v_ptr : ptr-vertex_size)
/* Nacro for sroup algebra calculation to move from any given Iine to the
    * next interesting line.
    */
#cefine groupy(line) (((line) < 0) ? ystep + (line) : (line))
/* Reaci the number of vertices. 'eof' means quit anc go home. */
while (scanf("%o", &po_n_vert) != EOF)
    {
    for (po_i = 0; po_i< po_n_vert; po_i+t)
            po_poly_ftr = &poly[po_i][0];
            /* Reaci & y z sh anci point cocie (which is tosseci). */
```



```
                                    &po_poly_ptr[z], &FO_poly_ptr[sh]);
            }
    /* Finc high and low vertices for both left and right sioes.
        * Since we assume the polygons are oescribea in a counter-
        * clockwise orientation, "cown" the structure poly goes
        * counterclockwise anc thus comes to the top of the polygon
        * from the right.
        */
```



```
    po_min_y = po_y = e\dot{_mx_v_ptr[y]: /* highest y value so far */}
    po_x_l= po_x_r = ec_mx_v_ptr[x];
    po_poly_ptr = ec_mx_v_ptr - vertex_size;
    while (po_poly_ptr > = &poly[0][0])
        po_k = po_poly_ptr[y];
        if (po_k> po_y)
                        ea_c_v_r__ptr = ec_c_v_l_ptr = po_poly_ptr;
        po_y = po_k;
        po_x_l= po_x_r = ea_c_v_1_ptr[x];
```

```
    polyboay3.c
    else {
        /* Since we haven't hit a new 'high', check to
            * see if we're going along a horizontai (tof)
            * ecige. If so, make sure that we keep left &
        * right pointers correct.
            */
        if (pO_k == po_y)
            {* case of poly_ptr[x] */
            if (po_poly_ptr[x] < po_x_l)
                        {
                                ed_c_v_l_ptr = po_poly_ptr;
                        po_x_1 = po_poly_ptr[x];
                else i
                    f (po_poly_ptr[x]> po_x_r)
                            eá_c_v_r_ptr = po_poly_ptr;
                            po_x_r = po_poly_ptr[x];
                            }
            else if (po_min_y> po_k) po_min_y = po_k;
        }
    po_poly_ptr == vertex_size;
/* Initialize values for first go through eage coce. */
    ec_n_y_l = ea_n_y_r m ysize + 1;
    ed_n_v_r_ptr = vertr(e\dot{c}c_v_r_ptr);
    e\dot{a_n_v_l_ptr = vertl(eq_c_v_l_ptr);}
    sec_y = ec__c_v_l_ptr[y];
    i=groupy(ystart - (seg_y % ystep));
    if (i != 0) seg_y m= ystep - i;
/* Set up pointers to current row of z anc image buffers.
    * i.e. set up pointers to top row of current polygon.
    */
    i = seg_y / ystep;
    seg_zr_ptr = &z_buf[i][0];
    seg_ir_ptr = image[i];
```

eāgebociyl.c

```
/* macro to calculate the next vertex along the left ecige
    * of the polygon.
    */
Gefine nextl(ptr) (ptr > eć_mx_v_ptr) ? &poly[0][0]: ptr
/* Macro to calculate the next vertex along the right eage
    * of the polygon.
    */
#cefine nextr(ptr) (ptr <= (&poly[l][x]))\
                                    ? ea_mx_v_ptr \
                                    : ptr - (vertex_size << l)
/* Nacro for max anc min functions. */
#cefine max(i,j) (i<j) ? j: i
#cefine min(i,j) (i<j) ? i: j
/* Macro for group algebra calculation of oistance from current line to next
    * interesting line.
    */
#Ciefine groupx(a) (((a) < 0) ? xstep + (a) : (a))
/* Loop to cio all affectec segments--
    * while the left sioe y values are still going cown,
    * continue the processing. When they start going
    * back up, we know we've rouncec the bottom of the
    * polygon anc are through.
    * The test is macie after the left eage is upcatec,
    * insteaci of a more conventional loop control.
    */
while (seg_y >= po_min_y)
    /* set up left ecige if necessary */
    if (seg_y <= ea_n_y_l)
                co ?
                    seg_x_l_ = *ea_c_v_l_ptr+t;
            ea_c_y_l = *ea_c_v_v_\_ptr+t;
                                    /* how far away is the next
                                    * interestinc line?
                                    */
            ec̀_y_l_skif = ea_c_y_l - seg_y;
            pi_z = seg_z_1 = *eć_c_v_l_ptr++;
            pi_sh = seg_sh_l = *ea_c_v_i_ptr+t;
            ea_c_v_l_ptr = ea_n_v_l_ptr;
            ec_n_y_l = eán_v_1_ptr[y];
            ea_i = ea_c_y_l - ec__n_y_l;
            ea_ax_l = (*ea_n_v_l_prit+ - seg_x_i) / ea_i;
            seg_x_l t= ed_ax_l * ea_y_l_skip;
                                    /* force to the correct pixel
                                    * on our next line.
                                    */
            ec_x_l_skip = groupx(xstart - (seg_x_1 o xstep));
            seg_x_i += ec_x_l_skip;
```

```
        eägeboóyl.c
    eá_dx_l *= ystep;
    ea_n_v_l_ptr++;/* skip y */
ećdz_1 = (*eć_n_v_2_ptr++ - seg_z_l) / e\dot{_}i;
                                    ** repeat above x calculations for
                                    * z anco sh.
                                    */
pi_z = seg_z_l += eă_dz_l * ed_y_l_skip;
ed_dz_1 *= ystep;
eć_ash_l = (*ed_n_v_l_ptr++ - seg_sh_l) / e\dot{c}i;
pi_sh = seg_sh_i += eádsh_l * eáy_\overline{l_skip;}
ea_osh_1 *= ystep;
eá_n_v_l_ptr = nextl(eà_n_v_l_ptr);
    } while ((seg_y < eán_y_l) && (ea_n_y_l < ea_c_y_l));
/* set up right edge if necessary */
if (seg_y <= ec_n_y_r)
        co {
            seg_x_r = *eà_c_v_r_ptr++;
            eq_c_Y_r = *ec_c_v_r_ptr++;
            ecu_y_r_skip = ea_c_y_r - seg_y;
            seg_z_r=*ec_c__v_r_ptr++;
            seg_sh_r = *ea_c_v_r_ptr++;
            ed_c_v_r_ptr = e\dot{c}
            ea_n_y_r = ea_n_v_r_ptr[y];
            ea_i}=e\mp@subsup{a}{_}{\prime
            ec_cx_r = (*ea_n_v_r_ptr++ - seg_x_r) / ec_i;
            seg_x_r += eà_óx_r* e\dot{_y_r_skip;}
            ed_ax_r *= ystep;
            ea_n_v_r_ptr++; /* skip y */
            e\dot{c}_\dot{\alphaz_r = (*e\dot{_}_n_v_r_ptrr++ - seg_z_r) / e\dot{_i};};\mp@code{i}
            seg_z_r += eád\dot{a_r * ea_y_r_skip;}
            ecu_az_r *= ystep;
            eáash_r = (*eán_v_r_ptr++ - seg_sh_r) / eái;
```



```
            ed_cish_r *= ystep;
            eá_n_v_r_ptr = nextr(ed_n_v_r_ptr);
            } while ((seg_y < eán_\y_r) && (ea_n_y_r < ea_c_y_r));
seg_i = max (eà_n_y_1, eá_n_y_r);
if (ed_x_2_skip l= 0)
    pi_z = seg_z_l = seg_z_l + (eá_x_l_skip
                        * ((seg_z_r - seg_z_1) / (seg_x_r - seg_x_l)));
    pi_sh = seg_sh_l = seg_sh_l + (ea_x_l_skip
                        *((seg_sh_r - seg_sh_l) / (seg_x_r - seg__x_l)));
            eá_x_l_skip = 0;
            }
```


## segmentbocyl.c

```
/* This is the segment (or scanline) section.
    * It sets everythinc up so that the pixel coce can march
    * along the current segment (or scanijne, if you prefer).
    * This involves positioning pointers into the z anc image
    * buffers for the first anc last pixels to be consicereo,
    * setting up the z and sh values and their delta values
    * (i.e. z anc sh's increments).
    */
<o
{
pi_z__s_ptr = seg_zr_ptr[0];
pi_z_s_ptr = pi_z_b_ptr = &pi_z_s_ptr[seg_x_1/xstep];
pi_im_ptr = seg_ir_ptr[0]:
#i_im_ptr = &pi_im_ptr{seg_x_1/xstepl;
seg_j = (seg_x_r - seg_x_1):
pi_oz = ((seg_z_r - seg_z_l) / seg_j) * xstep;
Fi_osh = ((seg_sh_r - seg_sh_1)/seg_j) * xstep;
pi_z_s_ptr += seg_j / xstep;
/* inner loop | | */
```

```
pixelboay.c
/* This section of coce paints the pixels (if appropriate)
    * across the current scan line.
for (;pi_z_b_ptr <= pi_z_s_ptr; pi_z_b_ptr++)
    if (Fi_z<< *Pi_z_b_pptr)
            *pi_z_b_ptr = pi_zz;
            *pi_im_ptr = pi_sh;
    pi_im_ptr++;
    pi_sh += pi_osh;
    pi_z += pímaz;
```


## segmentbooy2.c

```
/* inner loop i**/
pi_x_l = seg_x_l t= e\dot{__ax_1;}
seg_x_r t= ea_cx_r;
pi_z = seg_z_l f= e\dot{_oz__l;}
seg_z_r += eá_oz_r;
pi_sh = sec_sh__l t= ec__ash_i;
seg_sh_r += eć_ocsh_r;
seg_zr_ptr--:
seg_ir_ptr--:
seg_y == ystep;
} whille (seg_y> seg_i);
```

eagebody 2.c
polybocy2.c

## Appendiz B

## PROGRAB LISTIHGS IH PDP- 11 ASSBHBLER

This appendix contains the PDP/il assembler code which implements the z-buffer algorithin described in Chapter 2. This code was generated by the $C$ compiler on a Version 7 UNIX ${ }^{6}$ system, and then modified by hand to improve its execution efficiency. Beside each statement, a pair of numbers appears. The first number refers to the number of eemory cycles required to fetch the instruction fassuming 16 bit fetches). The second number refers to the number of memory cycles required to fetch (or store) the instruction's data. For example, consider

MOV *R1,R2 /2 1.
To execute this instruction, two 16 -bit words of instruction must be fetched, and one $16-b i t$ data word must be fetched.

Kultiply and divide instructions are marked with wan and " D", respectively. Both vere assumed to require 10 memory cycles to fetch their instruction and data and to execute.

Commentary beside the instructions will give the reader some guide to the decisions made when the analysis was not straightforward. For example, the statistical data do not distinguish betveen left and right side vertices. But left and right side vertices do require different amounts of time to process because of a polygones representation in memory. In this particular case, we assumed that left and right side vertices were equally probable, and so a simple average of the execution times was sufficient.

Each major section of code is labeled POLY, VERTEX, SEG. or PIX. Blocks rarked poly are executed on a per polygon basis. Blocks marked VERTEX are executed for each vertix (or edge). Simarily, SBG. refers to segment (or scan line) processing, and PIX. refers to pixel processing.

[^6]
## B. 8 CODE PROB POLIBODEI.C $A M D$ POEMBODY2.C

The following section of assembler code is the result of the POLYBODY1.C and POLYBODY2.C from Appendix A. No other modules are considered.

## poly.s.as.ana

| LE:mov po_n_ver(r5), ro | 12 | 1 |
| :---: | :---: | :---: |
| ash \$3. ro | $/ 2$ | 0 |
| acic r5, r0 | /1 | 0 |
| aci \$poly, ro | 12 | 0 |
| mov ro, eci_mix_v_(r5) | /2 | 1 |
| mov ro, eàc_v_l r 5 ) | $/ 2$ | 1 |
|  | $/ 2$ | 1 |
| mov eámx_v_(r5), 54 | 12 | 1 |
| mov 2(r4), ro | 12 | 1 |
| mov ro, pony ${ }^{\text {r }}$ ) | /2 | 1 |
| mov r0, po_min_y (r5) | $/ 2$ | 1 |
| mov (r4), ro | 11 | 1 |
| mov ro, po_x_r $\mathrm{ra}^{5}$ ) | /2 | 1 |
| mov r0, po_x_l(r5) | $/ 2$ | 1 |
| acic \$ \$-vertex_size, r4 | 12 | 0 |
| mov r5, ro | $/ 1$ | 0 |
| acio \$poly, 50 | $/ 2$ | 0 |
| Lll: |  |  |
| cmp [4, r0 | /1 | 0 |
| jlc L12 | /1 | 0 |
| mov 2(r4), r2 | /2 | 1 |
| cmp po_y (r5), r2 | 12 | 1 |
| jge Ll3 | $/ 1$ | 0 |
| mov r4, eci_c_v_l (r5) | $/ 2$ | 1 |
| mov r4, eć_c_v_r ${ }^{\text {r }}$ (5) | $/ 2$ | 1 |
| mov r2, pomy ${ }^{\text {c }} 5$ | /2 | 1 |
| mov *eč_c_v | 12 | 2 |
| mov ro, po_x rex | $/ 2$ | 1 |
| mov ro, po_x_l(r5) | /2 | 1 |
| jbr Ll4 | $/ 1$ | 0 |
| Ll3:cmp po_y r 5 ), r2 | 12 | 1 |
| jne Li5 | /1 | 0 |
| cmp po_x_1 (r5), *r4 | $/ 2$ | 2 |
| jle Ll6 | /1 | 0 |
| mov r4, eác_v_l (r5) | 12 | 1 |
| mov *r4, $\mathrm{PO}_{\text {- }} \mathrm{x}$ _1(r5) | 12 | 2 |
| jbr L17 | /1 | 0 |

```
    scan vertices VERTEX.
<<<<luse 5
<<<<<|
    if
<<<<|probability of fincing a
    |new 'highest' vertex is
    lassumec to be . 25.
    I
    |
|
<<<<|
<<<<| else
<<<<lexecution probability = . 25.
<<<<lif new leftmost vertex
<<<<|execution probability =.1.
<<<<|process new leftmost vertex
    execution probability = .0
<<<<<|
```


## poly.s.as.ana

| $\begin{aligned} & \text { Ll6:cmp po }{ }_{\text {Lig }} \mathrm{r}(r 5), \text { *r }_{4} \\ & \text { jge } \end{aligned}$ | $1 / 2$ | 2 0 | <<<<lif new rightmost vertex <br> $\lll<\mid$ execution probability $=.1$ |
| :---: | :---: | :---: | :---: |
| mov r4, ed_c_v_r $\left.\mathrm{c}_{\text {c }} \mathrm{r} 5\right)$ | 12 | 1 | <<<<\|process new rightmost vertex |
|  | 12 | 2 | \|execution probability $=.1$ |
| L18:L17:jbr L19 | 11 | 0 | <<<l\| |
| L15:cmp r2, po_min_y (r5) | 12 | 1 | $\lll \ll 1 i f$ found new lowest vertex |
| jge L20 | 11 | 0 | \|execution probability $=.5$ |
| mov r2, po_mincy (r5) | /2 | 1 | <<<l\| |
| L20:L19:L14: |  |  |  |
| sub \$(vertex_size*2), r4 | 12 | 0 |  |
| jbr Lll | /1 | 0 |  |
| L12:mov \$201, 50 | 12 | 0 | init values poly. |
| mov ro, ea_nmy_r $r$ (r5) | 12 | 1 |  |
| mov ro, eá_n_y_l(r5) | $/ 2$ | 1 |  |
| mov r5, x 2 | 11 | 0 |  |
| áaj \$-254, r2 | 12 | 0 |  |
| cmp eca_c_v_r $\mathrm{c}_{\text {(r5) , r2 }}$ | 12 | 1 |  |
| jhi L10000 | 1 | 0 |  |
| mov ea_mx_v_(r5), r0 | 12 | 1 |  |
| jbr Ll0001 | /1 | 0 |  |
| L10000:mov ea_c_v_r (r5), r0 | 12 | 1 |  |
| aci \$-(vertex_size*2), ro | 12 | 0 |  |
|  | /2 | 1 |  |
|  | 13 | 2 |  |
| jhi Ll0002 | /1 | 0 |  |
| jbr 110003 | 11 | 0 |  |
| L10002:mcv eác_v_1 (r5), r0 | 12 | 1 |  |
| aod \$(vertex_size*2) 10 , ro | 12 | 0 |  |
| L10003:mov ro, eć_n_v_1 (r5) | /2 | 1 |  |
| mov $2(r 0)$, seg_y $(\mathrm{r} 5)$ | /3 | 2 |  |
| mov \$xstart, 10 | $/ 2$ | 0 |  |
| mov \$xstep, r 2 | 12 | 0 |  |
| neg r2 | 11 | 0 |  |
| mov seg_y (r5), r3 | /2 | 1 |  |
| bic r2, r3 | 11 | 0 |  |
| sub r3, r0 | $/ 1$ | 0 |  |
| jge Ll0004 | 11 | 0 |  |
| adó \$4. ro | /2 | 0 |  |
| E10004: |  |  |  |
| L10005:mov r0, 54 | 11 | 0 |  |
| jeg L21 | 11 | 0 |  |
| mov \$ystep, $r 0$ | 12 | 0 |  |
| sub r4, 20 | 11 | 0 |  |
| sub ro, seg_y (r5) | /2 | 1 |  |

```
<<<<lif new rightmost vertex
<<<<|process new rightmost vertex
<<<<|
<<<<lif found new lowest vertex
|execution probability = .5
<<<<l
```

init values POLY.
poly.s.as.ana

|  | /2 | 1 |
| :---: | :---: | :---: |
| div Systep, ro | /D |  |
| ash \$6, 20 | $/ 2$ | 0 |
| ajé r5, r0 | $/ 1$ | 0 |
| mov 50,24 | 11 | 0 |
| acic \$z_buf, r 0 | 12 | 0 |
| mov ro, segmzr_p(r5) | /2 | 1 |
| aco \$image, $\mathrm{r}^{4}$ | 12 | 0 |
| mov r4, seg_ir_p(r5) | /2 | 1 |
| jbr L4 4 | $/ 1$ | 0 |

### 3.2 CODS EROM ZDGEBODY1-C AND EDGEBODY2.C

The following section of assembler code is the result of the EDGEBODY1.C and EDGEBODY2.C from Appendix A. No other modules are considered.

## ecoge.s.as.ana

| L4: |  |  |
| :---: | :---: | :---: |
| mov segmy $(\mathrm{r} 5), \mathrm{r} 3$ | 12 | 1 |
| cmp pommin_y(r5). r3 | $/ 2$ | 1 |
| jgt L.5 | /1 | 0 |
| cmp eçn_y_l(r5), r3 | $/ 2$ | 1 |
| jlt L6 | /3 | 0 |
| mov eácc_v_l r 5$), \mathrm{r} 4$ | 12 | 1 |
|  | $/ 3$ | 2 |
| mov (r4) +, ea_c_y_l (r5) | 13 | 2 |
| mov ea_c_y_l r 5 ), r0 | 12 | 1 |
| sub r3, rO 0 | /1 | 0 |
| mov ro, eci_y_l_s (r5) | $/ 2$ | 1 |
| mov ( 54 +, ro | /2 | 1 |
| mov $\mathrm{r} 0, \mathrm{seg} 2 \mathrm{z}$ 1(25) | /2 | 1 |
| mov ro, pi_z(r5) | /2 | 1 |
| mov (r4) +, ro | 12 | 1 |
| mov r0, seg_sh_l (r5) | /2 | 1 |
| mov ro, pi_sh(r5) | /2 | 1 |
| mov eán_v_l(r5), r4 | 12 | 1 |
| mov r4, eci_c_v_l (r5) | /2 | 1 |
| mov 2(r4), eć_n_y_l ${ }^{\text {(r5) }}$ | $/ 3$ | 2 |
| mov eác_y_l (r5), r2 | $/ 2$ | 1 |
| sub eánny_l (r5), r2 | $/ 2$ | 1 |
| mov r2, eci_i $\mathrm{c}_{\text {c }}$ ) | 12 | 1 |
| mov (r4)t, rl | /2 | 1 |
| sub seg_x_l(r5), rl | $/ 2$ | 1 |
| sxt ro | /l | 0 |
| div r2, ro | /D |  |
| mov ro, ed_dx_l (r5) | $/ 2$ | 1 |
| mov ro, rl | 1 | 0 |
| mul ed_y_l_s(r5), rl | /M |  |
| adi r1, seg_x_l (r5) | $/ 2$ | 1 |
| mov \$xstart, 20 | 12 | 0 |
| mov \$xstep, r 2 | /2 | 0 |
| neg r2 | /1 | 0 |
| mov seg_x_1 ${ }^{\text {c }}$ ( , r3 | $/ 2$ | 1 |
| bic $52, \mathrm{r} 3$ | /1 | 0 |
| sub r3, r0 | 11 | 0 |
| jge Ll0000 | /1 | 0 |
| aóa \$xstep, ro | $/ 2$ | 0 |
| Ll0000: |  |  |
| L10001:mov ro, eãx_L_s(r5) | /2 | 1 |

## eáge.s.as.ana

| ácic ro, seg_x_l (r5) | 12 | 1 |
| :---: | :---: | :---: |
| mov eáax_l(r5), ro | 12 | 1 |
| ash \$xstep, r0 | 12 | 0 |
| mov ro, eċ_cx_l (r5) | $/ 2$ | 1 |
| mov ( 5 4) +, Il | 12 | 1 |
| sub seg_z_l(r5), rl | 12 | 1 |
| sxt ro | 11 | 0 |
| civ ea_i r 5$). \mathrm{ro}$ | 1 D |  |
| mov ro, eċ_az_l(r5) | 12 | 1 |
| mov ro, rl | 11 | 0 |
| mul ea_y_d_s(r5), r1 | / ${ }^{\text {H }}$ |  |
| aòa rl, seg_z_l (r5) | 12 | 1 |
|  | /3 | 2 |
| mov ed_ozz_1 r 5$), \mathrm{r} 0$ | 12 | 1 |
| ash \$ystep, r0 | 12 | 0 |
| mov ro, ećcaz_l (r5) | 12 | 1 |
| mov (r4) +, rl | 12 | 1 |
| sub seg_sh_i (r5), rl | 12 | 1 |
| sxt ro | 11 | 0 |
| civ eái i $\mathrm{ra}^{5}$ ) , r0 | /D |  |
| mov r0, eca_csh_l(r5) | /2 | 1 |
| mov ro, rl | 11 | 0 |
| mul ea_y_l_s (r5), rl | /M |  |
| ada rl, seg..sh_l(r5) | 12 | 1 |
| mov r1, $\mathrm{pi}_{-}$sh(r5) | 12 | 1 |
| mov eci_osh_l $\times 5$ ), r0 | 12 | 1 |
| ash \$ystep, 50 | 12 | 0 |
| mov ro, eciosh_l (r5) | 12 | 1 |
| cmp eómx_v_(r5), [4 | 12 | 1 |
| jhis Ll0002 | 11 | 0 |
| mov r5, r0 | 11 | 0 |
| aco \$polyp ro | 12 | 0 |
| jbr L10003 | 11 | 0 |
| Ll0002:mov r $4, \mathrm{ro}$ | $/ 1$ | 0 |
| L10003:mov ro, ea_n_v_l(r5) | $/ 2$ | 1 |
| L7: |  |  |
| mov seg_y (r5), r3 | $/ 2$ | 1 |
| cmp eánn_y_l (r5), r3 | $/ 2$ | 1 |
| jle Ll0004 | 11 | 0 |
| cmp ea_c-y_1 (-5), eó_n_y_l(r5) | 13 | 2 |
| jgt L9 | 13 | 0 |

<<<<|assume average time lthrough this section iis 5 memory cycles

<<<<1
<<<<lignore looping,
<<<<luse 7 cycles
end of lhs

## eäge.s.as.ana

| L10004:L8:L6: <br> cmp ećn_y_r(r5), r3 | $/ 2$ | 1 |
| :---: | :---: | :---: |
| jlt L10 | /3 | 0 |
| Ll3: |  |  |
| mov ec_c_v_r r 5$)$, r4 | 12 | 1 |
| mov r4, seg_x_r ra ) | $/ 2$ | 1 |
| mov (r4)+, ro | 12 | 1 |
| mov ro, eác_y_r (r5) | 12 | 1 |
| sub r3, r0 | 11 | 0 |
| mov ro, ećm_r_s(r5) | /2 | 1 |
| mov (r4) + , seg_z_r r (5) | /3 | 2 |
| mov (r4) +, seg_sh_r (r5) | /3 | 2 |
| mov eci_n_v_r $r$ ( 5 ) , r4 | 12 | 1 |
| mov r4, econc_v_r(r5) | $/ 2$ | 1 |
| mov 2(r4), eci_n_y_r ${ }_{\text {c }}$ (5) | 13 | 2 |
| mov ecic_y_r r 5 ), r2 | 12 | 1 |
| sub eci_n-y_r(r5), r2 | 12 | 1 |
| mov r2, ećmi(r5) | /2 | 1 |
| mov (r4)+, rl | 12 | 1 |
| sub seg_x_r(r5), rl | 12 | 1 |
| sxt ro | /1 | 0 |
| civer2, ro | /D |  |
| mov ro, eanax_r (r5) | 12 | 1 |
| mover $0, \mathrm{rl}$ | 11 | 0 |
| mul eci_y_r_s (r5), rl | /M |  |
|  | 12 | 1 |
| L14:mov ea_ox_r $\quad$ (r5), r0 | 12 | 1 |
| ash \$ystep, ro | 12 | 0 |
| mov ro, ea_ox_r c 5 ) | 12 | 1 |
| tst (r4)+ | 12 | 1 |
| mov (r4) C , rl | 12 | 1 |
| sub seg_z-r $\mathrm{z}_{\text {c }}$ (r5), rl | 12 | 1 |
| sxt ro | /1 | 0 |
| civ eái r 5 ), ro | /D |  |
| mov ro, eádz_r r 5 ) | 12 | 1 |
| mov ro, rl | 11 | 0 |
| mul eáy_r_s(r5), ri | /M |  |
|  | /2 | 1 |
| mov eci_az_r $\quad$ r5), r0 | 12 | 1 |
| ash \$ystep, r0 | $/ 2$ | 0 |
| mov ro, eċ_dz_r r 5 ) | $/ 2$ | 1 |
| mov (r4) +, rl | /2 | 1 |

## edge.s.as.ana

| sub seg_sh_r(r5), rl | 12 | 1 |  |
| :---: | :---: | :---: | :---: |
| sxt ro | 11 | 0 |  |
| aiv ea_i r 5$), \mathrm{r} 0$ | /D |  |  |
|  | $/ 2$ | 1 |  |
| mov 50, 51 | 11 | 0 |  |
| mul ea_y_r_s (r5) , rl | /M |  |  |
| aoci rl, seg_sh_r (r5) | /2 | 1 |  |
| mov ed_ósh_r $\mathrm{ra}^{5}$ ), r0 | $/ 2$ | 1 |  |
| ash \$ystepr ro | 12 | 0 |  |
| mov r0, eć_osh_r (r5) | /2 | 1 |  |
| mov 55,10 | 11 | 0 |  |
| aça $\$$-244, ro | 12 | 0 |  |
| cmp rar ro | 11 | 0 |  |
| jhi L10007 | 11 | 0 |  |
| mov eammov_(r5), 50 | 12 | 1 | <<<<lthis section estimated to |
| jbr LI0006 | 11 | 0 | \|take 6.5 memory cycles, |
| Ll0007:mov r4, ro | /1 | 0 | †average. |
| aoo \$ -(vertex_size*2), ro | 12 | 0 |  |
|  | /2 | 1 | <<<<l |
| L11:cmp eq_n_y_r(r5), seg_y (r5) | 13 | 2 |  |
| jle Ll0009 | /1 | 0 |  |
|  | 13 | 2 |  |
| jgt L13 | 13 | 0 | <<< $\substack{\text { enagnore } \\ \text { rhs }}$ |
| L10009:L12:L10: |  |  |  |
|  | 13 | 0 | segmi $=\ldots$ VERTEX |
| jle 110010 | 1 | 0 |  |
| mov eán_y_r(r5), ro | 12 | 1 | <<<<\|this section estimatec |
| jbr L10011 | 11 | 0 | Ito take 6.5 memory |
| L10010:mov eçn_y_l (r5), r0 | 12 | 1 | \|cycles, average. |
| L10011:mov r0, segmi(r5) | /2 | 1 | <<<ll |
| tst eci_x_l_s (r5) | 12 | 1 | if |
| jeq L15 | 11 | 0 |  |
| mov seg_z_r ${ }^{\text {(r5) , }}$, 1 | 12 | 1 | <<<l\|then section |
| sub seg_z_1 (r5), rl | $/ 2$ | 1 | \| (probability of |
| sxt rour | 11 | 0 | 1 entering this section |
| mov seg_x_r (r5). r2 | 12 | 1 | \| is assumed to be .5; |
| sub segmil(r5), 52 | 12 | 1 | time requirea, 21.5 |
| aiv r2, ro | /D |  | I memory cycles plus |
| mov $\mathrm{ra}, \mathrm{rl}$ | 11 | 0 | \| one multiply anc one |
| mul eci_x_l_s (r5), rl | / M |  | ( diviade, average.) |
| aọd seg_z_l(r5) , rl | 12 | 1 | I |
| mov rl, seg_z_l (r5) | /2 | 1 | , |
| mov rl, pi_z(r5) | 12 | 1 | 1 |
| mov seg_sh_r(r5), rl | 12 | 1 | 1 |
| sub seg_sh_l $(55)$, 51 | /2 | 1 | \| |

```
<<<<|this section estimated to
    |take 6.5 memory cycles,
    faverage.
    <<<<!
    enárhs
    |this section estimatec
    I to take 6.5 memory
    cycles, average.
    if
    (probability of
    l entering this section
    is assumed to be .5;
    memory cycles flus
        one multiply anc one
        divicae, average.)
```

eáge.s.as.ana

| sxt ro | 11 | 0 | I |
| :---: | :---: | :---: | :---: |
| div r2, ro | /D |  | 1 |
| mov ro, rl | /1 | 0 | I |
|  | /M |  |  |
| acica seg_sh_l (r5), rl | 12 | 1 | \| |
| mov rl, seg_sh_l (r5) | $/ 2$ | 1 | , |
| mov rl, pi_sh(r5) | $/ 2$ | 1 | I |
| clr ed_x_l_s(r5) | 12 | 1 | <<<<lenć if |
| L15: |  |  |  |
| jbr L4 | $/ 2$ | 0 |  |

## 

The following section of assembler code is the result of the SBGRENTBODY1.C and SEGMENTBODY2.C from Appendix A. No other modules are considered.


## B.4 CODE EROP PIEEXBODY-C

The following section of assembler code is the result of the PIXELBODY.C from Appendix A. No other wodules are considered.

## pixel.s.as.ana

| mov pi_z_s_p r 5$), \mathrm{r} 4$ | $/ 2$ | 1 | setup pointers | SEG. |
| :---: | :---: | :---: | :---: | :---: |
| mov pi_z_b_p(r5), r3 | $/ 2$ | 1 |  |  |
| mov pi_im_pt (r5), r2 | /2 | 1 |  |  |
| mov Fi [2(r5), ri | $/ 2$ | 1 |  |  |
| mov pi_sh(r5), r0 | /2 | 1 |  |  |
| L4: |  |  |  |  |
| cmp r4, r3 | /1 | 0 | loop control | PIX. |
| j10 L5 | /1 | 0 |  |  |
| cmp rl, *r3 | 11 | 1 | test z buffer |  |
| jge L7 | 11 | 0 |  |  |
| mov rl, *r3 | 11 | 1 | replace |  |
| mov ro, *r2 | /2 | I |  |  |
| L7: |  |  |  |  |
| ado pi_ash(r5), r0 | 12 | 1 | upcote values |  |
| acici pi_oz (r5), rl | /2 | 1 |  |  |
| L6:cmp (r2)+, (r3) + | /3 | 2 | upaate pointers |  |
| $\begin{aligned} & j b r \\ & \text { L5:L3: } \\ & \text { L4 } 4 \end{aligned}$ | /1 | 0 | loop control |  |

## Appendix C

## STATISTICAL CHARACGERISTICS OR SERECERD SCEMES

We will now give a few samples of the statistics collected on the scenes. For each scene, statistics were collected for each processor in a uniprocessor. 4- and 16-processor splitter and interlace schemes, and 16 -processor hybrid schemes. Thus, statistics were collected for 57 processors per scene.
In the statistics, the following abbreviations are used:

1. V data: number of vertices per polygon
2. $y$ data: polygon height in scan lines assigned to this processor li.e. the number of segments processed for this polygon)
3. $x$ data: not used
4. 1 data: segment length in pixels assigned to this processor
5. D data: depth complexity per pixel
6. area stats: number of pizels covered by each polygon
7. vertex time: average number of vertices per polygon * Vt
8. segment time: the average number of segments per po1ygon * St
9. pixel time: the average number of pixels per polygon * Pt
10. poly overhead: Gt
11. avg poly time: verter time + edge (i.e. segment) time + pixel time + poly overhead
All of the above times refer to memory cycles.
The notation
$[\mathbf{n}]=\mathrm{m}$
indicates that $m$ data points had value $n$. Thus, for vertex data. $[3]=10$ means that 10 triangles (a 3 vertex polygon) were processed by this processor for this scene.

We have arbitrarily chosen figure 15 to use as an example. Below are the statistics from a few processors working on that scene. Each chosen processor will be identified, and then its statistics listed.

## C. 1 UMIPROCESSOR

The following statistics are from a uniprocessor working on figure 15.

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

106.0.list
v data
248 cata points

| avg=2.947581, <br> cistribution <br> $[1]=2$ | stć.cev=0.696531, | var $=0.485155$ |  |  |
| ---: | :--- | :--- | :--- | :--- |
|  | $[2]=54$ | $[3]=153$ | $[4]=34 \quad[5]=4$ | $[6]=1$ |

y ciata
$24 \varepsilon$ cata points
avs $=5.669516$, stć。oev=26.242748, $\quad$ var $=688.681824$
Gistribution
$[1]=31 \quad[2]=95 \quad[3]=68 \quad[4]=23 \quad[5]=7 \quad[6]=11 \quad[11]=2 \quad[14]=4$
$[15]=4 \quad[73]=1 \quad[280]=1 \quad[302]=1$
no $x$ stats

| 1 áata |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| oistribution |  |  |  |  |  |  |  |  |
|  | [1] $=462$ |  | $[2]=155$ |  | $[3]=64$ | $4]=28$ | 23 |  |
| [7] | $[8]=2$ | $[9]=1$ | [10] $=3$ | $3 \quad[11]=6$ | [12] $=6$ | [13]=4 | [15] $=$ | [17] $=1$ |
| 0] $=1[22]=1 \quad[25]=1 \quad[28]=1 \quad[30]=1 \quad[33]=1[35]=1 \quad[38]=1 \quad[41]=1 \quad[42]=1$ |  |  |  |  |  |  |  |  |
| $[43]=1 \quad[44]=1 \quad[46]=1 \quad[48]=1 \quad[51]=1 \quad[53]=2 \quad[54]=2 \quad[55]=1 \quad[56]=2 \quad[57]=1$ |  |  |  |  |  |  |  |  |
| $[56]=1 \quad[59]=2 \quad[60]=1 \quad[61]=1 \quad[62]=3 \quad[64]=2 \quad[65]=1 \quad[66]=2 \quad[67]=1$ |  |  |  |  |  |  |  |  |
| $[69]=2 \quad[70]=2 \quad[72]=3 \quad[74]=2 \quad[75]=1 \quad[76]=2$ |  |  |  |  |  |  |  |  |
| $[82]=2[84]=2 \quad[85]=1 \quad[86]=2 \quad[87]=1 \quad[88]=2 \quad[90]=3 \quad[91]=1 \quad[92]=1 \quad[93]=1$ |  |  |  |  |  |  |  |  |
| [94] $=2$ | [95] $=2 \quad[96$ | $6]=1 \quad[97]$ | $]=1 \quad[98]$ | $=2[99]=1$ | 1 [100] $=$ | $1[101]=$ | 02 | $=1 \quad[103]=2$ |
| $[104]=1 \quad[105]=1 .[106]=3 \quad[108]=1 \quad[109]=2 \quad[110]=1 \quad[111]=1 \quad[112]=1 \quad[114]=1$ |  |  |  |  |  |  |  |  |
| [116] $=1$ | [118] $=1$ | [120] $=1$ | [122] $=1$ | [124] $=1$ | [126] =1 | $[128]=1$ | [130] $=1$ | $[132]=1$ |
| $[134]=1 \quad[136]=1 \quad[138]=1 \quad[140]=1 \quad[142]=1 \quad[144]=1 \quad[146]=1 \quad[148]=1 \quad[150]=1$ |  |  |  |  |  |  |  |  |
| $[152]=1$ | [154] $=1$ | [156] $=1$ | $[158]=1$ | $[160]=1$ | [162] $=1$ | $[164]=1$ | $[166]=1$ | 16E] $=1$ |
| $[170]=1 \quad[172]=1 \quad[174]=1 \quad[176]=1 \quad[178]=1 \quad[180]=1 \quad[182]=1 \quad[184]=1 \quad[186]=1$ |  |  |  |  |  |  |  |  |
| $[186]=1[190]=1 \quad[192]=1 \quad[194]=1 \quad[196]=1 \quad[198]=1 \quad[200]=1 \quad[202]=1 \quad[204]=1$ |  |  |  |  |  |  |  |  |
| [206] $=1$ | [208] $=1$ | $[210]=1$ | [212] $=1$ | [214] $=1$ | [216] $=1$ | $[218]=1$ | [220] $=1$ | [222] $=1$ |
| $[224]=1[226]=1 \quad[228]=1 \quad[230]=1 \quad[232]=1 \quad[234]=1 \quad[236]=1 \quad[238]=1[240]=1$ |  |  |  |  |  |  |  |  |
|  | [244] $=1$ | [246] $=1$ | [248]=1 | [250] $=1$ | [252] $=1$ | $[254]=1$ | [256] $=1$ | 258] $=1$ |
| $[260]=1 \quad[262]=1[264]=1 \quad[266]=1 \quad[268]=1 \quad[270]=1 \quad[272]=1 \quad[274]=1 \quad[276]=1$ |  |  |  |  |  |  |  |  |
|  | [280] $=1$ | [282] $=1$ | [284] $=1$ | [286] $=1$ | [288] $=1$ | [290] $=1$ | [292] = 1 | $2941=1$ |
| $[296]=1 \quad[298]=1 \quad[300]=1 \quad[302]=1 \quad[304]=1 \quad[306]=1 \quad[308]=1 \quad[310]=1 \quad[312]=1$ |  |  |  |  |  |  |  |  |
| $[314]=1$ | [316] $=1$ | $[318]=1$ | $[320]=1$ | [322] $=1$ |  | 24] $=1$ |  | 326] $=1$ |
| [328] $=1[330]=1[332]=1 \quad[334]=1 \quad[336]=1 \quad[338]=1 \quad[340]=1 \quad[342]=1 \quad[344]=1$ | $[330]=1$ | [332] $=1$ | $[334]=1$ | [336] $=1$ | $[338]=1$ | [340] = 1 | 342) | $344]=1$ |
| $[346]=1[348]=1 \quad[350]=1 \quad[352]=1 \quad[354]=1 \quad[356]=1 \quad[358]=1 \quad[360]=1 \quad[362]=1$ |  |  |  |  |  |  |  |  |
| $[364]=1$ | [ 366 ] $=1$ | [ 368 ] $=1$ | [370] $=1$ | [372] $=1$ | [374] $=1$ | [376] =1 | $[378]=1$ | $3803=1$ |
| $[382]=1 \quad[384]=1 \quad[386]=1 \quad[388]=1 \quad[390]=1 \quad[392]=1 \quad[394]=1 \quad[396]=1 \quad[398]=1$ |  | $[386]=1$ | [ 388 ] $=1$ | $[390]=1$ | $[392]=1$ | $[394]=1$ |  | [398] $=1$ |
| $[400]=1[402]=1 \quad[404]=1 \quad[406]=1 \quad[408]=1 \quad[410]=1 \quad[412]=1 \quad[414]=1 \quad[416]=1$ |  |  |  |  |  |  |  |  |

### 106.0.1ist

| 418] $=1$ | [420] $=1$ | [422] $=1$ | 424]-1 | $426]=1$ | [428] $=1$ | 430) -1 | , | 45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 436] $=1$ | $[438]=1$ | $[440]=1$ | 442 \} $=1$ | 44.4] $=1$ | $[446]=1$ | 448] $=1$ | $450\}=1$ | 452 |
| $4541=1$ | [456] $=1$ | $[458]=1$ | $460]=1$ | 462] $=1$ | [464] $=1$ | [466] $=1$ | [466] $=1$ | 470] |
| $472]=1$ | $[474]=1$ | $[476]=1$ | 478] $=1$ | $[480]=1$ | [482] $=1$ | [484] $=1$ | [486] | [488] |
| $490]=1$ | $[492]=1$ | [494] $=1$ | 496] $=1$ | [498] $=1$ | $[500]=1$ | $[502]=1$ | 504] | ] |
| $508\}=1$ | [510] $=1$ | [512] $=3$ |  |  |  |  |  |  |

```
D ojata
262144 cata points
avg=0.958344, stó.dev=0.902131, var=0.813840
aistribution
    [5]=31 [0]=107520 [6]=68 [7]=22 [1]=59386 [8]=21, [9]=24 [2]=94945 [10]=22 
    [5]=31 [0]=107520 [6]=68 [7]=22 [1]=59386 [8]=21, [9]=24 [2]=94945 [10]=22 
[13]=4 [14]=2 [16]=2 [17]=1 [19]=1
```

area stats
number of points 248
mean=1013.000793
variance $=128303424.000000, \quad$ stć.caev. $=11327.110352$
vertex time 941.162476 (4.0476418): segment time 896.943542 (3.8660718):
pixel time 21273.017578 ( $91.488503 \%$ ): poly overheac 139.000000 ( $0.597795 \%$ )
avg poly time 23252.123047: total scene time 5766526.500000
enc of stats

## C. 2 SPLITTER-4 PROCESSOR (SEOERST)

The following statistics are from the lower right processor of a 4 processor splitter machine (micro number 1).

106.p210.1ist


## 106.p210.1ist

```
D àata
6536 oata points
avg=1.726288, stc.ciev=0.480864, var=0.231231
oistribution
    [1]=18264 [2]=47184 [3]=17 [4]=26 [5]=3 [6]=18
    [7]=4 [8]=4 [9]=5 [10]=5 [11]=3 [12]=3
area stats
number of points 72
mean=1571.305786
variance=84465440.000000, stč.dev. =9190.507813
vertex time 722.859680 (2.046302%): segment time 1465.888916 (4.149701g):
pixel time 32997.421875 (93.410507%): poly overheaci 139.000000 (0.393487%)
avg poly time 35325.171875: total scene time 2543412.500000
enc of stats
```


## C. 3 THTERIACE-4 PROCESSOS (SHOREST)

The following statistics are from the slowest processor in a 4 -processor interlace configuration. $i c r o n u m b e r ~ i s$ the slovest.


```
v cota
248 cata points
avc=2.947581, stci.àev=0.696531,
cistribution
    [1]=2 [2]=54 [3]=153
    [4]=34 [5]=4 [6]=1
y cata
248 cata points
avg=2.919355, stć.dev=13.128150, var=172.348328
cistribution
        [0]=14 [1]=134
    [37]=1 [140]=1 
    no x stats
l aata
74 cata points
avc=86.664368, stci.dev=110.906467, var=12300.249023
cistribution
```



```
D cata
65536 oata points
```



```
[13]=2 [16]=1 [19]=1
```


## 106.f201.1ist

```
area stats
number of points 24B
mean=253.003983 vāriance=8008588.500000, stc̀.dev.=2629.945068
vertex time 941.162476 (13.712728%): segment time 470.177429 (6.850480%):
pixel time 5313.083496 (77.411568%): poly overheac 139.000000 (2.025225%)
avg poly time 6863.423340: total scene time 1702129.000000
```

enc of stats

## C. 4 SRLITTEB--16 PROCBSSOR (SLOMEST)

The following statistics are fro the slowest processor of a 16-processor splitter configuration. Micro namber 1 was the slowest.


```
caṫa
2 cata points
avg=4.000000, stċ.dev=0.000000, var=0.000000
aistribution
[4]=2
Y cata
2 oata points
avg=128.000000, stci.äev=0.000000, var=0.000000
cistribution
    [128]=2
no x stats
```

```
l data
256 oata points
avg=128.000000, stċ.àev=0.000000, var=0.000000
distribution
    [128]=256
D data
16384 data points
avg=2.000000, stcं. aev=0.000000, var=0.000000
distribution
    [2]=16384
area stats
number of points 2
mean=16384.000000 variance=0.000000, stá.dev. =0.000000
vertex time 1277.199951 (0.349244%): segment time 20224.000000 (5.530153%):
pixel time 344064.000000 (94.082603%): poly overheaci 339.000000 (0.038005%)
avg poly time 365704.187500: total scene time 731408.375000
```

enc of stats
C. 5 SPLITTER- 16 PROCESSOR (SHUTTLE PROCESSOR)

The following statistics are from micro number 7 in a 16-processor splitter configuration.

| $\mu_{12}$ | $\mu_{13}$ | $\mu_{14}$ | $\mu_{15}$ |
| :---: | :---: | :---: | :---: |
| $\mu_{8}$ | $\mu_{9}$ | $\mu_{10}$ | $\mu_{11}$ |
| $\mu_{4}$ | $\mu_{5}$ | $\mu_{6}$ | $\%_{\%}$, |
| $\mu_{0}$ | $\mu_{1}$ | $\mu_{2}$ | $\mu_{3}$ |

```
    106.p431.1ist
v óaとa
51 data points
avg=2.745098,
cistribution
[2]=17 [3]=30 [4]=4
y cata
51 ciata points
avg=6.117647, stc.cóev=19.533428, var=381.554810
aistribution
[1]=20 [2]=18 [3]=10 [49]=2 [128]=1
no x stats
```


## 1 ciata

```
312 óata points
avg \(=67.211540, \quad\) stí. ¢ev \(=55.997704, \quad\) var=3135.742676 cistribution
```



```
D óata
16384 ciata points
\(a v g=1.279907, \quad\) stç. \(\dot{\text { ajev }}=0.558281, \quad\) var=0.311678 aistribution
\(\left.\begin{array}{ccccccc} & {[7]=12103} \\ {[7]=5} & {[8]=5} & {[9]=6} & {[10]=4} & {[11]=1} & {[3]=17} & {[12]=1}\end{array}\right]=27 \quad[5]=2 \quad[6]=20\)
area stats
number of points 51
mean \(=411.176514\) variance \(=5306968.500000\), sto. dev. \(=2303.685791\)
```

vertex time 876.509827 ( 8.2558738 ): segment time 966.588257 (9.1043238):
pixel time 8634.707031 (81.330566\%): poly overheá 139.000000 (1.305245\%)

## 106.p431.1ist

avg poly time 10616.804688: total scene time 541457.062500
enc of stats

## C. 6 JHPERIACE-16 PROCESSO: (SLOXEST)

The following statistics are fron the slowest wicro in a 16-processor interlace configaration. Bicro number 3 is the slowest.

106.f430.1ist

```
v cata
24\varepsilon cata points
avg=2.947581, sta..ojev=0.696531
cistribution
    [1]=2 [2]=54 [3]=153
y cata
248 cata points
avg=1.439516, stdं.dev=6.588447, var=43.407635
cistribution
    [0]=85 [1]=137 [2]=13 [3]=10 [18]=1 [70]=1 [76]=1
no x stats
l oata
357 catà points
avg=44.439777, stci.oev=55.717445, var=3104.433594
distribution
    [12]=1[0]=84 [1]=100 [2]=2 [3]=6 [4]=3 [6]=1 [9]=1
[14]=1 [15]=2 [16]=1 [17]=2 [18]=1,[19]=2 [20]=1 [21]=1
[22]=2 [23]=1 [24]=1 [25]=2 [26]=1 [27]=2 [29]=1 [31]=1 [33]=1 [35]=1
[37]=1 [39]=1 [41]=1 [43]=1 [45]=1 [47]=1 [49]=1 [5]]=1 [53]=] [55]=1
{57]=1 [59]=1 [61]=1 [63]=1 [65]=1 [67]=1 [69]=1 [71]=1 [73]=1 [75]=1
[77]=1 [79]=1 [8]]=1 [83]=1 [85]=1 [87]=1 [89]=1 [91]=1 [93]=1 [95]=1
[97]=1 [99]=1 [101]=1 [103]=1 [105]=1 [107]=1 [109]=1 [111]=1 [113]=1
[115]=] [117]=1 [129]=1 [121]=1 [123]=1 [125]=1 [127]=1 [128]=89
D öata
16384 data points
avg=0.968323, stci.dev=0.915125, var=0.837454
distribution
```



```
area stats
number of points 248
mean=63.971771 variance=509367.187500, stà.ãev.=713.699646
vertex time 941.162476 (34.791298%): segment time 281.596771 (10.40959%):
pixel time 1343.407227 (49.660797%): poly overheaca 139.000000 (5.138316%)
```


## C. 7 IHTERLACB--16 PROCESSOR (로STBST)

The following statistics are from the fastest micro in a 16-processor interlace configuration. Micro number 8 is the fastest.


```
v cata
248 cata points
avg=2.947581, stc̃.dev=0.696531, var=0.485155
aistribution
    [1]=2 [2]=54 [3]=153
[4]=34 [5]=4 [6]=1
y cata
248 cata points
avg=1.330645, stċ.ciev=6.561400,
cistribution
    [0]=104 [1]=131
    [75]=1
    no x stats
```

vertex time 941.162476 (35.162426%): segment time 276.50000 (10.330215%):
pixel time 1319.951782 (49.314236%): poly.overheać 139.000000 (5.193128%)

```
```

l data

```
l data
330 cata points
330 cata points
avg=47.236362, stċ.dev=56.242733, var=3163.245117
avg=47.236362, stċ.dev=56.242733, var=3163.245117
cistribution
cistribution
[0]=79 [1]=80 [2]=4 [3]=4, [4]=1, [6]=1, [9]=1, [11]=1
[0]=79 [1]=80 [2]=4 [3]=4, [4]=1, [6]=1, [9]=1, [11]=1
[12]=1 [13]=2 [14]=2 [15]=1 [16]=1 [17]=2 [18]=1 [19]=2 [20]=1
[12]=1 [13]=2 [14]=2 [15]=1 [16]=1 [17]=2 [18]=1 [19]=2 [20]=1
[21]=1 [22]=2 [23]=1 [24]=1 {25]=2 [26]=1 [27]=1 [29]=1 [31]=1 [33]=1
[21]=1 [22]=2 [23]=1 [24]=1 {25]=2 [26]=1 [27]=1 [29]=1 [31]=1 [33]=1
[35]=1 [37]=1 [39]=1 [41]=1 [43]=1 [45]=1 [47]=1 [49]=1 [51]=1 [53]=1
[35]=1 [37]=1 [39]=1 [41]=1 [43]=1 [45]=1 [47]=1 [49]=1 [51]=1 [53]=1
[55]=1 [57]=1 [59]=1 [61]=1 [63]=1 [65]=1 [67]=1 [69]=1 [71]=1 [73]=1
[55]=1 [57]=1 [59]=1 [61]=1 [63]=1 [65]=1 [67]=1 [69]=1 [71]=1 [73]=1
[75]=1 [77]=1 [79]=1 [81]=1 [83]=1 [85]=1 [87]=1 [89]=1 [91]=1 [93]=1
[75]=1 [77]=1 [79]=1 [81]=1 [83]=1 [85]=1 [87]=1 [89]=1 [91]=1 [93]=1
[95]=1 [97]=1 [99]=1 [101]=1 [103]=1 [105]=1 [107]=1 [109]=1 [111]=1
[95]=1 [97]=1 [99]=1 [101]=1 [103]=1 [105]=1 [107]=1 [109]=1 [111]=1
[113]=1 [115]=1 [117]=1 [119]=1 [121]=1 [123]=1 [125]=1 [127]=1 [128]=87
[113]=1 [115]=1 [117]=1 [119]=1 [121]=1 [123]=1 [125]=1 [127]=1 [128]=87
D data
D data
16364 cata points
16364 cata points
avg=0.951416, std.dev=0.901809, var=0.813259
avg=0.951416, std.dev=0.901809, var=0.813259
aistribution
aistribution
    [0]=6784 [l] =3702 [2]=5878
    [0]=6784 [l] =3702 [2]=5878
        [7]=2 [8]=2 [10]=4
        [7]=2 [8]=2 [10]=4
area stats
area stats
number of points 248
number of points 248
mean=62.854847 variance=494255.312500, stci.ojev.=703.032959
```

mean=62.854847 variance=494255.312500, stci.ojev.=703.032959

```
106.f402.1ist
avg poly time 2676.614258: total scene time 663800.312500
enc of stats

\section*{C. 8 HEBRTD-16 PROCESSOR (SIOHBSI)}
ghe following statistics are from the slowest nicro in a 86-processor hybrid configuration. The slowest micro is micro maber 3 in the lower right guadrant.

106.hlold.1ist
```

v oata
72 oata points
avg=2.263889, stč.dev=0.985915, var=0.972029
cistribution
[1]=21 [2]=17 [3]=29 [4]=4 [5]=1
y cata
72 cata points
avg=4.972222, stou.ciev=20.986088, var=440.415894
distribution
[0]=2 [1]=57 [2]=10 [25]=1 [126]=2
no x stats
l cata
358 cata points
avg=79.036316, sto.oev=52.553192, var=2761.837891
aistribution
[0]=23 [1]=31 [2]=12 [3]=8, [4]=1 [5]=2, [6]=3 [9]=1
[11]=1 [14]=1 [17]=1 [19]=1 [22]=1 [25]=2 [26]=1\quad[27]=2 [28]=1
[29]=1 [30]=2 [31]=1 [32]=2 [33]=1 [34]=1 [35]=2 [36]=1 [37]=1 [38]=2
[39]=1 [40]=2 [41]=1 [42]=1 [43]=2 [44]=1 [45]=1 [46]=2 [47]=1 [48]=2
[49]=1 [50]=2 [51]=2 [52]=2 [53]=2 [54]=2 [55]=1 [56]=2 [57]=1 [56]=1
{59]=1 [60]=1 [61]=1 [62]=1 [63]=1 [64]=1 [65]=1 [66]=1 [67]=1 [68]=1
[69]=1 [70]=1 [71]=1 [72]=1 [73]=1 [74]=1 [75]=1 [76]=1 [77]=1 [78]=1
[89]=1 [90]=1 [91]=1 [92]=1 [93]=1 [94]=1 [95]=1 [96]=1 [97]=1 [98]=1
[99]=1 [100]=1 [101]=1 [102]=1 [103]=1 [104]=1 [105]=1 [106]=1 [107]=1
[108]=1 [105]=] [110]=1 [111]=1 [112]=1 [113]=1 [114]=1 [115]=1 [116]=1
[117]=1 [118]=1 [119]=1 [120]=1 [121]=1 [122]=1 [123]=1 [124]=1 [125]=1
[126]=1 [127]=1 [128]=153

```

\section*{D data}
```

16384 data points
$a v g=1.726990$, stó. ùev=0.487709, var=0.237860
oistribution
$[1]=4573 \quad[2]=11782 \quad[3]=6 \quad[4]=11 \quad[5]=2 \quad[6]=2$
$[7]=2 \quad[8]=1 \quad[9]=2 \quad[11]=2 \quad[12]=1$
area stats
number of points 72
mean $=392.986267$ variance $=5271475.000000, \quad$ stí.óev. $=2295.969238$

```

\title{
vertex time 722.859680 ( \(7.296244 \%\) ): segment time 790.000000 (7.976115\%): pixel time 8252.711914 ( \(83.322250 \%\) ): poly overheac 139.000000 (1.403392\%) \\ avg poly time 9904.571289: total scene time 713129.125000
}
enc of stats```


[^0]:    1 Assuming convex polygons often simplifies graphics algorithms, and non-convex polygons can always be divided into several convex ones. See [Newman79] for more information on this topic.

[^1]:    Timing analysis: 25 memory accesses per vertex.

[^2]:    2 We vill use this designation for Fuchs machine to keep fro confusing it with his other designs.

[^3]:    3 Space Shuttle data courtesy of NASA.

[^4]:    - The depth complexity at a given pixel is the number of polygons which fall on that pixel: the depth complexity of a scene is the average number of polygons which fall over all the pixels.

[^5]:    5 By area we mean the number of pixels a polygon covers. Thus, a single point has an area of 1. Depth complexity (DC) and average area per polygon are related by the formula

    DC Resolution_in_X *Resolution_in_Y = number_of_polygons * average_area_per_polygon.

[^6]:    6 UNIX is a trademark of Bell Telephone Laboratories.

